CN210428438U - Interface conversion board - Google Patents

Interface conversion board Download PDF

Info

Publication number
CN210428438U
CN210428438U CN201921404922.3U CN201921404922U CN210428438U CN 210428438 U CN210428438 U CN 210428438U CN 201921404922 U CN201921404922 U CN 201921404922U CN 210428438 U CN210428438 U CN 210428438U
Authority
CN
China
Prior art keywords
interface
microprocessor
rapidio
ethernet
conversion circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921404922.3U
Other languages
Chinese (zh)
Inventor
赵军
陈双
姚峣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Shenjian Technology Co ltd
Original Assignee
Jiangsu Shenjian Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Shenjian Technology Co ltd filed Critical Jiangsu Shenjian Technology Co ltd
Priority to CN201921404922.3U priority Critical patent/CN210428438U/en
Application granted granted Critical
Publication of CN210428438U publication Critical patent/CN210428438U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Communication Control (AREA)
  • Bus Control (AREA)

Abstract

The utility model provides an interface conversion board, which comprises an Ethernet port, an RS422 serial port, an Ethernet module, an RS422 drive conversion circuit, a microprocessor, an FPGA and a RapidIO interface; the RapidIO interface comprises a coaxial RapidIO interface and a KJ30J socket RapidIO interface; each RapidIO interface is connected with an FPGA for signal conversion and caching, and the FPGA is connected with a microprocessor; the microprocessor is connected with the Ethernet module, and the Ethernet module is connected with the Ethernet port; the microprocessor is connected with the RS422 drive conversion circuit, and the RS422 drive conversion circuit is connected with the RS422 serial port. Further, the RS422 drive conversion circuit includes differential line drivers U1, U2, the differential line driver U1 employs AM26LV32e, and the differential line driver U2 employs AM26LV31 e. The utility model discloses can convert RS422 communication interface, ethernet communication interface into RapidIO high-speed communication interface.

Description

Interface conversion board
Technical Field
The utility model relates to a circuit, especially an interface converter plate circuit.
Background
With the continuous development of scientific technology, the serial RapidIO interface has the characteristics of interconnecting a plurality of processors and clustering a computer due to the use of a high-speed serial technology, and is applied to the communication interconnection between chips and boards of an embedded computer. In the field of embedded computers and communication technologies, the RapidIO interface has gradually become the first choice for the interconnection of multiple computers, multiple processors and multiple DSPs. The ethernet communication interface is a standard communication interface, provides long-distance transmission, and is widely used for data exchange between PCs and the like. The RS422 communication interface is a serial port of full duplex, differential transmission and multipoint communication.
How to convert various traditional interfaces into RapidIO interfaces is an urgent problem to be solved.
Disclosure of Invention
To the not enough that exists among the prior art, the utility model provides an interface conversion board can be with RS422 communication interface, ethernet communication interface conversion for the high-speed communication interface of RapidIO. The utility model adopts the technical proposal that:
an interface conversion board comprises an Ethernet port, an RS422 serial port, an Ethernet module, an RS422 drive conversion circuit, a microprocessor, an FPGA and a RapidIO interface;
the RapidIO interface comprises a coaxial RapidIO interface and a KJ30J socket RapidIO interface; each RapidIO interface is connected with an FPGA for signal conversion and caching, and the FPGA is connected with a microprocessor;
the microprocessor is connected with the Ethernet module, and the Ethernet module is connected with the Ethernet port;
the microprocessor is connected with the RS422 drive conversion circuit, and the RS422 drive conversion circuit is connected with the RS422 serial port.
Further, the RS422 drive conversion circuit includes differential line drivers U1, U2, the differential line driver U1 employs AM26LV32e, and the differential line driver U2 employs AM26LV31 e;
one path of single-ended receiving end of the differential line driver U1 is connected with the microprocessor, and the corresponding path of differential receiving end of the U1 is connected with the RS422 serial port;
one path of single-ended transmission of the differential line driver U2 is connected with the microprocessor, and the corresponding path of differential transmission of the U2 is connected with the RS422 serial port.
Further, the microprocessor employs an ARM STM32F 106.
The utility model has the advantages that:
1) the conversion of the RS422 communication interface into a RapidIO high-speed communication interface can be realized.
2) The Ethernet communication interface can be converted into a RapidIO high-speed communication interface.
3) Is convenient to carry and carry, and can facilitate field operation.
Drawings
Fig. 1 is a schematic view of the structure of the present invention.
Fig. 2 is a schematic diagram of the RS422 driving conversion circuit of the present invention.
Detailed Description
The invention is further described with reference to the following specific drawings and examples.
As shown in fig. 1, the utility model provides an interface conversion board, which comprises an ethernet port, an RS422 serial port, an ethernet module, an RS422 drive conversion circuit, a microprocessor, an FPGA, and a RapidIO interface;
the RapidIO interface comprises 4 coaxial RapidIO interfaces, and a first-stage KJ30J socket RapidIO interface; each RapidIO interface is connected with an FPGA for signal conversion and caching, and the FPGA is connected with a microprocessor;
the microprocessor is connected with the Ethernet module, and the Ethernet module is connected with the Ethernet port;
the microprocessor is connected with the RS422 drive conversion circuit, and the RS422 drive conversion circuit is connected with an RS422 serial port;
as shown in fig. 2, the RS422 drive conversion circuit includes differential line drivers U1, U2, the differential line driver U1 adopts AM26LV32e, and the differential line driver U2 adopts AM26LV31 e;
one path of single-ended receiving end (3 feet) of the differential line driver U1 is connected with the microprocessor, and the corresponding path of differential receiving end (1 foot and 2 feet) of the U1 is connected with the RS422 serial port;
one path of single-ended transmitting end (1 pin) of the differential line driver U2 is connected with the microprocessor, and the corresponding path of differential transmitting end (2 pins and 3 pins) of the U2 is connected with the RS422 serial port;
the microprocessor adopts ARM STM32F 106; the network chip adopted in the Ethernet module is W5500;
the interface adapter board can receive coaxial RapidIO data or KJ30J socket RapidIO data, the data are converted and cached through the FPGA and sent to the microprocessor, and the microprocessor receives the FPGA data and forwards the FPGA data to the Ethernet port and the RS422 serial port; the Ethernet port and the RS422 serial port receive external data and send the external data to the microprocessor, and the microprocessor forwards the external data to FIFO of the FPGA after receiving the external data and converts the external data into two paths of RapidIO data to complete data exchange of the left side and the right side.
The utility model discloses the technique can be realized on a converter plate with RS422 communication interface and ethernet communication interface conversion for the high-speed communication interface of rapidIO, reaches the communication effect of ideal.
Finally, it should be noted that the above embodiments are only used for illustrating the technical solutions of the present invention and not for limiting, and although the present invention has been described in detail with reference to the examples, those skilled in the art should understand that the technical solutions of the present invention can be modified or replaced by equivalents without departing from the spirit and scope of the technical solutions of the present invention, which should be covered by the scope of the claims of the present invention.

Claims (3)

1. An interface conversion board is characterized by comprising an Ethernet port, an RS422 serial port, an Ethernet module, an RS422 drive conversion circuit, a microprocessor, an FPGA and a RapidIO interface;
the RapidIO interface comprises a coaxial RapidIO interface and a KJ30J socket RapidIO interface; each RapidIO interface is connected with an FPGA for signal conversion and caching, and the FPGA is connected with a microprocessor;
the microprocessor is connected with the Ethernet module, and the Ethernet module is connected with the Ethernet port;
the microprocessor is connected with the RS422 drive conversion circuit, and the RS422 drive conversion circuit is connected with the RS422 serial port.
2. The interface conversion plate of claim 1,
the RS422 drive conversion circuit comprises differential line drivers U1 and U2, wherein the differential line driver U1 adopts AM26LV32e, and the differential line driver U2 adopts AM26LV31 e;
one path of single-ended receiving end of the differential line driver U1 is connected with the microprocessor, and the corresponding path of differential receiving end of the U1 is connected with the RS422 serial port;
one path of single-ended transmission of the differential line driver U2 is connected with the microprocessor, and the corresponding path of differential transmission of the U2 is connected with the RS422 serial port.
3. The interface conversion plate of claim 1,
the microprocessor employs an ARM STM32F 106.
CN201921404922.3U 2019-08-28 2019-08-28 Interface conversion board Active CN210428438U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921404922.3U CN210428438U (en) 2019-08-28 2019-08-28 Interface conversion board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921404922.3U CN210428438U (en) 2019-08-28 2019-08-28 Interface conversion board

Publications (1)

Publication Number Publication Date
CN210428438U true CN210428438U (en) 2020-04-28

Family

ID=70364658

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921404922.3U Active CN210428438U (en) 2019-08-28 2019-08-28 Interface conversion board

Country Status (1)

Country Link
CN (1) CN210428438U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112600857A (en) * 2020-12-29 2021-04-02 北京神州飞航科技有限责任公司 SRIO and gigabit network interconnection device based on FPGA

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112600857A (en) * 2020-12-29 2021-04-02 北京神州飞航科技有限责任公司 SRIO and gigabit network interconnection device based on FPGA

Similar Documents

Publication Publication Date Title
US10572425B2 (en) PCIe lane aggregation over a high speed link
CN108304341A (en) AI chip high speeds transmission architecture, AI operations board and server
TWI382315B (en) Usb matrix switch system
CN101527735B (en) Multi-serial port data communication card equipment based on CPCI bus and method thereof
CN104020534B (en) A kind of novel USB3.0 active optical cable structure
CN207718364U (en) A kind of multichannel RS-422 serial ports expansion interfaces based on FPGA
CN110837486A (en) FlexRay-CPCIe communication module based on FPGA
CN107943733A (en) The interconnected method of parallel bus between a kind of veneer
CN210428438U (en) Interface conversion board
CN101795262B (en) IEEE-1394b bus and CAN bus protocol converter based on microprocessor
CN105786741B (en) SOC high-speed low-power-consumption bus and conversion method
CN109840231A (en) A kind of PCIe-SRIO interconnecting device and its method
CN112069111B (en) Circuit design of timer adapter card compatible with bidirectional transmission
CN205229924U (en) PCIE expands integrated circuit board based on high -end server
TWM639691U (en) Interface conversion device
CN201503585U (en) Multi-serial-port data communication card equipment based on CPCI bus
CN201159878Y (en) PCIE card slot adapter
CN208079071U (en) A kind of multi computer communication circuit based on RS232 interface
CN203149567U (en) Multi-node communication circuit based on RS232C standard
TWI763542B (en) Board-to-board connecting system
CN216959898U (en) BLVDS bus data communication-based power consumption reduction communication circuit
CN203673473U (en) High-speed board card for eight channel transceiving serial ports on basis of FPGA
CN217467657U (en) PCIE adapter card for expanding FPGA accelerator card
CN202172180U (en) Mitsubishi FX2N series PLC data communication line of USB interface
CN217720198U (en) TYPE-C changes RS232 one minute two data conversion line

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant