CN210351382U - HDMI switcher - Google Patents

HDMI switcher Download PDF

Info

Publication number
CN210351382U
CN210351382U CN201921530521.2U CN201921530521U CN210351382U CN 210351382 U CN210351382 U CN 210351382U CN 201921530521 U CN201921530521 U CN 201921530521U CN 210351382 U CN210351382 U CN 210351382U
Authority
CN
China
Prior art keywords
pin
hdmi
circuit
chip
cec
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921530521.2U
Other languages
Chinese (zh)
Inventor
李立波
孙锐
高佳伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Continuous Innovation Network Technology Co ltd
Original Assignee
Shandong Continuous Innovation Network Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong Continuous Innovation Network Technology Co ltd filed Critical Shandong Continuous Innovation Network Technology Co ltd
Priority to CN201921530521.2U priority Critical patent/CN210351382U/en
Application granted granted Critical
Publication of CN210351382U publication Critical patent/CN210351382U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Information Transfer Systems (AREA)

Abstract

The utility model relates to the technical field of signal switching equipment, and provides a HDMI switcher, which comprises a USB interface control circuit and a HDMI signal switching circuit, wherein the USB interface control circuit is connected with the HDMI signal switching circuit; USB interface control circuit includes USB commentaries on classics serial port chip circuit and single chip microcomputer control circuit, and single chip microcomputer control circuit and HDMI signal switching circuit are connected to the realization is to the free control of signal switching, when video content such as video incoming telegram, can switch the signal, does not influence the video conversation.

Description

HDMI switcher
Technical Field
The utility model belongs to the technical field of the signal switching equipment, especially, relate to a HDMI switch.
Background
An HDMI (high definition multimedia interface) switch transmits one or more video HDMI signals to one or more display devices, respectively, for example, two hosts share one display, and a matrix switch can switch the content of the two hosts to the same or multiple displays at will. Supporting multiple resolutions up to 1080 p. The user can select any one of different signal input sources by using one receiving display device, and the user can switch the signal source by remote control or manual operation.
At present, a switcher is controlled by a mechanical switch or an infrared remote controller and is manually controlled, and if a current signal source is from a non-intelligent terminal, a user cannot receive a video call of the intelligent terminal through a television, so that the use experience of the user is influenced.
SUMMERY OF THE UTILITY MODEL
To the defect among the prior art, the utility model provides a HDMI switch aims at solving among the prior art switch and adopts mechanical switch or infrared remote controller control, for manual control, if current signal source comes from non-intelligent terminal moreover, then the user can't receive intelligent terminal's video incoming call through the TV, influences the problem that user's use was experienced.
The utility model provides a technical scheme is: an HDMI switcher comprises a USB interface control circuit and an HDMI signal switching circuit, wherein the USB interface control circuit is connected with the HDMI signal switching circuit;
the USB interface control circuit comprises a USB-to-serial port chip circuit and a single chip microcomputer control circuit, and the single chip microcomputer control circuit is connected with the HDMI signal switching circuit.
As an improved scheme, the USB to serial port chip circuit comprises a USB to serial port chip U4 and a USB interface, and the USB to serial port chip U4 is provided with a pin D +, a pin D-, a pin GND, a pin RTS, a pin CTS, a pin V3, a pin RXD, a pin TXD, a pin VCC, and a pin TNOW;
the pin D + and the pin D-are respectively connected with a pin 2 and a pin 3 of the USB interface, the pin GND is grounded, and a circuit led out by the pin V3 is connected with a 3.3V power supply end.
As an improved scheme, a first circuit node and a second circuit node are arranged on a line between the pin V3 and a 3.3V power supply end, and lines led out from the first circuit node and the second circuit node are respectively connected in series with a capacitor and a capacitor C7 and then grounded;
the circuit that pin VCC draws is connected 3.3V power end also, just be equipped with the third circuit node on the circuit between pin VCC and the power end, the circuit that the third circuit node draws connects 5.0V power end behind the series connection resistance R20.
As an improved scheme, the single chip microcomputer control circuit comprises a single chip microcomputer U3, and the single chip microcomputer U3 is provided with a pin P5.4, a pin VCC, a pin P5.5, a pin GND, a pin P3.3, a pin P3.2, a pin P3.1 and a pin P3.0;
the pin VCC of the singlechip U3 is connected with a 3.3V power supply end, the pin P3.1 is connected with a pin TXD of the USB-to-serial port chip U4, the pin P3.0 is connected with a pin RXD of the USB-to-serial port chip U4, and a line led out from the pin P5.5 is connected with the HDMI signal switching circuit.
As an improved scheme, a pin P3.3 of the single chip microcomputer U3 is connected in series with a resistor R17 and then grounded, a fourth circuit node is arranged on a line between the pin P3.3 and the resistor R17, and a line led out from the pin P3.2 is connected in series with a resistor R23 and then connected with the fourth circuit node.
As a modified solution, the HDMI signal switching circuit includes a multiplexer chip U1, and an HDMI interface P1, an HDMI interface P2, and an HDMI interface P3 connected to the multiplexer chip U1;
the HDMI interfaces P1, P2 and P3 have the same structure, and each of the HDMI interfaces P1, P2 and P3 has a pin D2+, a pin SHELD _ D2, a pin D2-, a pin D1+, a pin SHELD _ D1, a pin D1-, a pin D0+, a pin SHELD _ D0, a pin D0-, a pin D3+, a pin SHELD _ D3, a pin D3-, a pin CEC, a pin NC, a pin SCL, a pin SDA, a pin GND, a pin VCC and an HPD;
the multiplexer chip U1 is provided with a pin D0+, a pin D0-, a pin D1+, a pin D1-, a pin D2+, a pin D2-, a pin D3+, a pin D3-, a pin SCL, a pin SDA, a pin HPD, a pin CEC, a pin VCC, a pin GND, a pin SEL1, a pin SEL2, a pin D0+ A, a pin D0-A, a pin D1+ A, a pin D1-A, a pin D2+ A, a pin D2-A, a pin D3+ A, a pin D3-A, a pin SCL _ A, a pin SDA, a pin HPD _ A, a pin CEC _ A, a pin D3+ B, a pin D3-B, a pin D3+ B, a pin D3-B, a pin D _ CEC _ B, a and a pin CEC;
a line led out from a pin SEL2 of the multiplexer chip U1 is connected with a resistor R4 in series and then is connected with a pin P5.5 of the singlechip U3;
the pin D0+, the pin D0-, the pin D1+, the pin D1-, the pin D2+, the pin D2-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the multiplexer chip U1 are correspondingly connected with the pin D2+, the pin D2-, the pin D1+, the pin D1-, the pin D0+, the pin D0-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the HDMI interface P1 through a first flat cable respectively;
the pin D0+ A, the pin D0-A, the pin D1+ A, the pin D1-A, the pin D2+ A, the pin D2-A, the pin D3+ A, the pin D3-A, the pin SCL _ A, the pin SDA, the pin HPD _ A and the pin CEC _ A of the multiplexer chip U1 are respectively and correspondingly connected with a pin D2+, a pin D2-, a pin D1+, a pin D1-, a pin D0+, a pin D0-, a pin D3+, a pin D3-, a pin SCL, a pin SDA, a pin HPD and a CEC of the HDMI interface P2 through a second flat cable;
the pin D0+ B, the pin D0-B, the pin D1+ B, the pin D1-B, the pin D2+ B, the pin D2-B, the pin D3+ B, the pin D3-B, the pin SCL _ B, the pin SDA _ B, the pin HPD _ B and the pin CEC _ B of the multiplexer chip U1 are correspondingly connected with the pin D2+, the pin D2-, the pin D1+, the pin D1-, the pin D0+, the pin D0-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the HDMI interface P2 through a third flat cable respectively.
As an improved scheme, a fifth current node is arranged on a line between the resistor R4 and a pin P5.5 of the single chip microcomputer U3, and a line led out from the fifth current node is connected with the resistor R1 in series and then grounded.
As an improved scheme, the model of the USB serial-to-serial port chip U4 is CH340L, the model of the single chip microcomputer U3 is STC15W201S, and the model of the multiplexer chip U1 is TS3DDV 642.
In the utility model, the HDMI switch comprises a USB interface control circuit and an HDMI signal switching circuit, wherein the USB interface control circuit is connected to the HDMI signal switching circuit; USB interface control circuit includes USB commentaries on classics serial port chip circuit and single chip microcomputer control circuit, and single chip microcomputer control circuit and HDMI signal switching circuit are connected to the realization is to the free control of signal switching, when video content such as video incoming telegram, can switch the signal, does not influence the video conversation.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the embodiments or the technical solutions in the prior art will be briefly described below. Throughout the drawings, like elements or portions are generally identified by like reference numerals. In the drawings, elements or portions are not necessarily drawn to scale.
Fig. 1 is a block diagram of an HDMI switch provided in the present invention;
fig. 2 is a schematic circuit diagram of an HDMI switch provided in the present invention;
the device comprises a 1-USB interface control circuit, a 2-HDMI signal switching circuit, a 3-USB-to-serial port chip circuit, a 4-single chip microcomputer control circuit, 5-a first circuit node, 6-a second circuit node, 7-a third circuit node, 8-a fourth circuit node, 9-a first flat cable, 10-a second flat cable and 11-a third flat cable.
Detailed Description
Embodiments of the present invention will be described in detail below with reference to the accompanying drawings. The following examples are only for illustrating the technical solutions of the present invention more clearly, and therefore are only examples, and the protection scope of the present invention is not limited thereby.
Fig. 1 shows a block diagram of an HDMI switch provided in the present invention, and for convenience of description, only the relevant portions of the present invention are shown in the figure.
The HDMI switcher comprises a USB interface control circuit 1 and an HDMI signal switching circuit 2, wherein the USB interface control circuit 1 is connected with the HDMI signal switching circuit 2;
the USB interface control circuit 1 comprises a USB-to-serial port chip circuit 3 and a single-chip microcomputer control circuit 4, and the single-chip microcomputer control circuit 4 is connected with the HDMI signal switching circuit 2.
Referring to fig. 2, the USB to serial port chip circuit 3 includes a USB to serial port chip U4 and a USB interface, where the USB to serial port chip U4 is provided with a pin D +, a pin D-, a pin GND, a pin RTS, a pin CTS, a pin V3, a pin RXD, a pin TXD, a pin VCC, and a pin TNOW;
the pin D + and the pin D-are respectively connected with a pin 2 and a pin 3 of the USB interface, the pin GND is grounded, and a circuit led out by the pin V3 is connected with a 3.3V power supply end.
In this embodiment, a first circuit node 5 and a second circuit node 6 are arranged on a line between the pin V3 and the 3.3V power supply terminal, and lines led out from the first circuit node 5 and the second circuit node 6 are respectively connected in series with a capacitor and a capacitor C7 and then grounded;
the circuit that pin VCC draws is connected 3.3V power end also, just be equipped with third circuit node 7 on the circuit between pin VCC and the power end, the circuit that third circuit node 7 draws connects 5.0V power end behind the series connection resistance R20.
In the present invention, as shown in fig. 2, the single chip microcomputer control circuit 4 includes a single chip microcomputer U3, and the single chip microcomputer U3 is provided with a pin P5.4, a pin VCC, a pin P5.5, a pin GND, a pin P3.3, a pin P3.2, a pin P3.1, and a pin P3.0;
a pin VCC of the singlechip U3 is connected with a 3.3V power supply end, a pin P3.1 is connected with a pin TXD of the USB-to-serial port chip U4, a pin P3.0 is connected with a pin RXD of the USB-to-serial port chip U4, and a line led out from the pin P5.5 is connected with the HDMI signal switching circuit 2;
in this embodiment, a pin P3.3 of the single chip microcomputer U3 is connected in series with the resistor R17 and then grounded, a fourth circuit node 8 is arranged on a line between the pin P3.3 and the resistor R17, and a line led out from the pin P3.2 is connected in series with the resistor R23 and then connected with the fourth circuit node 8.
As shown in fig. 2, the HDMI signal switching circuit 2 includes a multiplexer chip U1, and an HDMI interface P1, an HDMI interface P2, and an HDMI interface P3 connected to the multiplexer chip U1;
the HDMI interfaces P1, P2 and P3 have the same structure, and each of the HDMI interfaces P1, P2 and P3 has a pin D2+, a pin SHELD _ D2, a pin D2-, a pin D1+, a pin SHELD _ D1, a pin D1-, a pin D0+, a pin SHELD _ D0, a pin D0-, a pin D3+, a pin SHELD _ D3, a pin D3-, a pin CEC, a pin NC, a pin SCL, a pin SDA, a pin GND, a pin VCC and an HPD;
the multiplexer chip U1 is provided with a pin D0+, a pin D0-, a pin D1+, a pin D1-, a pin D2+, a pin D2-, a pin D3+, a pin D3-, a pin SCL, a pin SDA, a pin HPD, a pin CEC, a pin VCC, a pin GND, a pin SEL1, a pin SEL2, a pin D0+ A, a pin D0-A, a pin D1+ A, a pin D1-A, a pin D2+ A, a pin D2-A, a pin D3+ A, a pin D3-A, a pin SCL _ A, a pin SDA, a pin HPD _ A, a pin CEC _ A, a pin D3+ B, a pin D3-B, a pin D3+ B, a pin D3-B, a pin D _ CEC _ B, a and a pin CEC;
a line led out from a pin SEL2 of the multiplexer chip U1 is connected with a resistor R4 in series and then is connected with a pin P5.5 of the singlechip U3;
the pin D0+, the pin D0-, the pin D1+, the pin D1-, the pin D2+, the pin D2-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the multiplexer chip U1 are correspondingly connected with the pin D2+, the pin D2-, the pin D1+, the pin D1-, the pin D0+, the pin D0-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the HDMI interface P1 respectively through a first flat cable 9;
the pin D0+ A, the pin D0-A, the pin D1+ A, the pin D1-A, the pin D2+ A, the pin D2-A, the pin D3+ A, the pin D3-A, the pin SCL _ A, the pin SDA, the pin HPD _ A and the pin CEC _ A of the multiplexer chip U1 are respectively and correspondingly connected with a pin D2+, a pin D2-, a pin D1+, a pin D1-, a pin D0+, a pin D0-, a pin D3+, a pin D3-, a pin SCL, a pin SDA, a pin HPD and a CEC of the HDMI interface P2 through a second flat cable 10;
the pin D0+ B, the pin D0-B, the pin D1+ B, the pin D1-B, the pin D2+ B, the pin D2-B, the pin D3+ B, the pin D3-B, the pin SCL _ B, the pin SDA _ B, the pin HPD _ B and the pin CEC _ B of the multiplexer chip U1 are respectively connected with the pin D2+, the pin D2-, the pin D1+, the pin D1-, the pin D0+, the pin D0-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the HDMI interface P2 through a third flat cable 11.
In this embodiment, a fifth current node is arranged on a line between the resistor R4 and the pin P5.5 of the single chip microcomputer U3, and a line led out from the fifth current node is grounded after being connected in series with the resistor R1.
The utility model discloses in, the model of above-mentioned each chip can carry out following setting: the model of the USB serial-to-serial port chip U4 is CH340L, the model of the single chip microcomputer U3 is STC15W201S, and the model of the multiplexer chip U1 is TS3DDV642, although other models may be adopted, which is not described herein again.
In the present invention, the HDMI switch comprises a USB interface control circuit 1 and an HDMI signal switching circuit 2, wherein the USB interface control circuit 1 is connected to the HDMI signal switching circuit 2; USB interface control circuit 1 includes USB commentaries on classics serial port chip circuit 3 and single chip microcomputer control circuit 4, and single chip microcomputer control circuit 4 is connected with HDMI signal switching circuit 2 to the realization is to the free control of signal switching, and when video content such as video incoming telegram, can switch the signal, does not influence the video conversation, has solved traditional inconvenient nature that adopts mechanical switch or infrared remote control moreover.
The above embodiments are only used to illustrate the technical solution of the present invention, and not to limit the same; although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; such modifications and substitutions do not substantially depart from the scope of the embodiments of the present invention, and are intended to be covered by the claims and the specification.

Claims (8)

1. The HDMI switcher is characterized by comprising a USB interface control circuit and an HDMI signal switching circuit, wherein the USB interface control circuit is connected with the HDMI signal switching circuit;
the USB interface control circuit comprises a USB-to-serial port chip circuit and a single chip microcomputer control circuit, and the single chip microcomputer control circuit is connected with the HDMI signal switching circuit.
2. The HDMI switch of claim 1, wherein the USB to serial chip circuit comprises a USB to serial chip U4 and a USB interface, the USB to serial chip U4 is provided with a pin D +, a pin D-, a pin GND, a pin RTS, a pin CTS, a pin V3, a pin RXD, a pin TXD, a pin VCC and a pin TNOW;
the pin D + and the pin D-are respectively connected with a pin 2 and a pin 3 of the USB interface, the pin GND is grounded, and a circuit led out by the pin V3 is connected with a 3.3V power supply end.
3. The HDMI switch of claim 2, wherein a first circuit node and a second circuit node are provided on a line between the pin V3 and the 3.3V power supply terminal, and lines from the first circuit node and the second circuit node are respectively connected in series with a capacitor and a capacitor C7 and then grounded;
the circuit that pin VCC draws is connected 3.3V power end also, just be equipped with the third circuit node on the circuit between pin VCC and the power end, the circuit that the third circuit node draws connects 5.0V power end behind the series connection resistance R20.
4. The HDMI switch of claim 3, wherein the single-chip microcomputer control circuit comprises a single-chip microcomputer U3, the single-chip microcomputer U3 is provided with a pin P5.4, a pin VCC, a pin P5.5, a pin GND, a pin P3.3, a pin P3.2, a pin P3.1 and a pin P3.0;
the pin VCC of the singlechip U3 is connected with a 3.3V power supply end, the pin P3.1 is connected with a pin TXD of the USB-to-serial port chip U4, the pin P3.0 is connected with a pin RXD of the USB-to-serial port chip U4, and a line led out from the pin P5.5 is connected with the HDMI signal switching circuit.
5. The HDMI switch of claim 4, wherein the pin P3.3 of the MCU U3 is serially connected to the resistor R17 and then grounded, a fourth circuit node is provided on the line between the pin P3.3 and the resistor R17, and the line from the pin P3.2 is serially connected to the resistor R23 and then connected to the fourth circuit node.
6. The HDMI switch of claim 5, wherein the HDMI signal switching circuit comprises a multiplexer chip U1 and HDMI interfaces P1, P2 and P3 connected to the multiplexer chip U1;
the HDMI interfaces P1, P2 and P3 have the same structure, and each of the HDMI interfaces P1, P2 and P3 has a pin D2+, a pin SHELD _ D2, a pin D2-, a pin D1+, a pin SHELD _ D1, a pin D1-, a pin D0+, a pin SHELD _ D0, a pin D0-, a pin D3+, a pin SHELD _ D3, a pin D3-, a pin CEC, a pin NC, a pin SCL, a pin SDA, a pin GND, a pin VCC and an HPD;
the multiplexer chip U1 is provided with a pin D0+, a pin D0-, a pin D1+, a pin D1-, a pin D2+, a pin D2-, a pin D3+, a pin D3-, a pin SCL, a pin SDA, a pin HPD, a pin CEC, a pin VCC, a pin GND, a pin SEL1, a pin SEL2, a pin D0+ A, a pin D0-A, a pin D1+ A, a pin D1-A, a pin D2+ A, a pin D2-A, a pin D3+ A, a pin D3-A, a pin SCL _ A, a pin SDA, a pin HPD _ A, a pin CEC _ A, a pin D3+ B, a pin D3-B, a pin D3+ B, a pin D3-B, a pin D _ CEC _ B, a and a pin CEC;
a line led out from a pin SEL2 of the multiplexer chip U1 is connected with a resistor R4 in series and then is connected with a pin P5.5 of the singlechip U3;
the pin D0+, the pin D0-, the pin D1+, the pin D1-, the pin D2+, the pin D2-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the multiplexer chip U1 are correspondingly connected with the pin D2+, the pin D2-, the pin D1+, the pin D1-, the pin D0+, the pin D0-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the HDMI interface P1 through a first flat cable respectively;
the pin D0+ A, the pin D0-A, the pin D1+ A, the pin D1-A, the pin D2+ A, the pin D2-A, the pin D3+ A, the pin D3-A, the pin SCL _ A, the pin SDA, the pin HPD _ A and the pin CEC _ A of the multiplexer chip U1 are respectively and correspondingly connected with a pin D2+, a pin D2-, a pin D1+, a pin D1-, a pin D0+, a pin D0-, a pin D3+, a pin D3-, a pin SCL, a pin SDA, a pin HPD and a CEC of the HDMI interface P2 through a second flat cable;
the pin D0+ B, the pin D0-B, the pin D1+ B, the pin D1-B, the pin D2+ B, the pin D2-B, the pin D3+ B, the pin D3-B, the pin SCL _ B, the pin SDA _ B, the pin HPD _ B and the pin CEC _ B of the multiplexer chip U1 are correspondingly connected with the pin D2+, the pin D2-, the pin D1+, the pin D1-, the pin D0+, the pin D0-, the pin D3+, the pin D3-, the pin SCL, the pin SDA, the pin HPD and the pin CEC of the HDMI interface P2 through a third flat cable respectively.
7. The HDMI switch of claim 6, wherein a fifth current node is provided on a line between the resistor R4 and the pin P5.5 of the MCU U3, and a line drawn from the fifth current node is connected in series with the resistor R1 and then grounded.
8. The HDMI switcher of claim 7, wherein the USB to serial port chip U4 is CH340L, the single chip microcomputer U3 is STC15W201S, and the multiplexer chip U1 is TS3DDV 642.
CN201921530521.2U 2019-09-12 2019-09-12 HDMI switcher Active CN210351382U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921530521.2U CN210351382U (en) 2019-09-12 2019-09-12 HDMI switcher

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921530521.2U CN210351382U (en) 2019-09-12 2019-09-12 HDMI switcher

Publications (1)

Publication Number Publication Date
CN210351382U true CN210351382U (en) 2020-04-17

Family

ID=70177522

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921530521.2U Active CN210351382U (en) 2019-09-12 2019-09-12 HDMI switcher

Country Status (1)

Country Link
CN (1) CN210351382U (en)

Similar Documents

Publication Publication Date Title
CN103986899B (en) HDMI extender emitting terminal, HDMI extender receiving terminal and extender transmission system
CN201118817Y (en) Thermal plug interface circuit and TV with circuit
CN208754432U (en) A kind of receiving converter for 3G-SDI and fiber-optic signal
CN205195849U (en) Signal transmission circuit
CN212660246U (en) Extender with USB interface supporting HDBT transmission
CN204517977U (en) A kind of handheld device, external picture pick-up device and data transmission system
CN210351382U (en) HDMI switcher
CN103974103B (en) A kind of high-definition multimedia controller
CN201215981Y (en) Control circuit and television having the control circuit
CN209103796U (en) 2.5G/5G/10G the LED display controller of ethernet communication
CN203261410U (en) Digital TV system
CN203984559U (en) HDMI extender launch terminal, receiving terminal and extender transmission system
CN103391475A (en) Display device and intelligent device
CN207266172U (en) A kind of new high definition seamless blended matrix device
CN110418079A (en) Image signal conversion equipment
CN103957439B (en) A kind of high-definition multimedia controller and its mainboard assembly
CN209710214U (en) Display controller
CN204408496U (en) A kind of signal circuit
CN201018573Y (en) Front panel circuit of set up box
CN201557195U (en) High-definition player
CN202261679U (en) Set-top box of digital television
CN203722741U (en) Apparatus of taking OSD menu in camera
CN109698972A (en) A kind of digital television mainboard of collection Android and intelligent mainboard one
CN204887266U (en) Can input security protection device of multichannel TVI signal
CN209710216U (en) Light emitting diode television control apparatus

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
PE01 Entry into force of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of utility model: An HDMI switcher

Effective date of registration: 20230821

Granted publication date: 20200417

Pledgee: Weifang Bank Co.,Ltd. Weifang High tech Branch

Pledgor: SHANDONG CONTINUOUS INNOVATION NETWORK TECHNOLOGY CO.,LTD.

Registration number: Y2023980053122