CN210167109U - Novel three-color ink screen display system - Google Patents
Novel three-color ink screen display system Download PDFInfo
- Publication number
- CN210167109U CN210167109U CN201921469999.9U CN201921469999U CN210167109U CN 210167109 U CN210167109 U CN 210167109U CN 201921469999 U CN201921469999 U CN 201921469999U CN 210167109 U CN210167109 U CN 210167109U
- Authority
- CN
- China
- Prior art keywords
- capacitor
- ink screen
- resistor
- circuit
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model relates to a novel three-colour ink screen display system, including UART interface circuit, power supply circuit, level shift circuit, control circuit and ink screen drive circuit, UART interface circuit carries out the UART communication through level shift circuit and control circuit, power supply circuit supplies power to control circuit, control circuit adopts the SPI bus to be connected with ink screen drive circuit, ink screen drive circuit connects the electron ink screen. The utility model provides a novel three-colour ink screen display system, it passes through controller drive three-colour ink screen, reduces the consumption, and supports the programming, easily goes up the hand.
Description
Technical Field
The utility model relates to a Arduino development board technical field especially relates to a novel three-colour ink screen display system.
Background
The creative education refers to the teaching activities of realizing creativity into specific articles through software and hardware, and in the creative education, various display modules such as a graphic dot matrix liquid crystal screen 12864, a TFT display screen and the like are required. These display modules are large in size and high in power consumption, and are difficult to meet the requirements of users. To overcome the above problems, an electronic ink screen mainly comprises a plurality of fine microcapsules, each of which contains negatively charged white particles and positively charged red and black particles. By applying different voltages, the particles of different colors are moved to the upper layer, thereby displaying different colors. Therefore, the screen consumes power only when the color of the pixel changes, the picture on the display screen can be still kept after the power is turned off, and the power is saved, but the existing electronic ink screen has high cost and complicated operation and is difficult to popularize.
SUMMERY OF THE UTILITY MODEL
In order to solve the problem, the utility model provides a novel three-colour ink screen display system, it passes through controller drive three-colour ink screen, reduces the consumption, and supports the programming, easily goes up to hand.
The technical scheme adopted by the utility model is that: the utility model provides a novel three-colour ink screen display system, includes UART interface circuit, power supply circuit, level conversion circuit, control circuit and ink screen drive circuit, UART interface circuit carries out the UART communication through level conversion circuit and control circuit, power supply circuit supplies power to control circuit, control circuit adopts the SPI bus to be connected with ink screen drive circuit, ink screen drive circuit connects the electron ink screen to drive electron ink screen work.
As a further limitation to the above technical solution, the UART interface circuit includes a connector, the connector includes a plurality of pins, one of two pins is connected to an input power pin of the power circuit, the other is connected to a ground terminal, and the other two pins of the connector are used as information transmission pins for UART communication.
As a further limitation to the above technical solution, the power supply circuit includes a power supply chip, the power supply chip is electrically connected with a capacitor C1, a capacitor C2, and a capacitor C3 for stabilizing an input power, and the power supply chip is also electrically connected with a capacitor C4, a capacitor C5, and a capacitor C6 for phase compensation.
As a further limitation to the above technical solution, the level shift circuit includes a data transmission TX channel and a data reception RX channel, the data transmission TX channel is connected in series with a source and a drain of a field effect transistor Q1, a resistor R1 is electrically connected to the source of the field effect transistor Q1 on the data transmission TX channel, and a resistor R4 is electrically connected to the drain of the field effect transistor Q1 on the data transmission TX channel; the data receiving RX channel is connected with a source electrode and a drain electrode of a field effect transistor Q3 in series, the source electrode of the field effect transistor Q3 is connected with a resistor R2 in an electric connection mode on the data receiving RX channel, the drain electrode of the field effect transistor Q3 is connected with a resistor R3 in an electric connection mode on the data receiving RX channel, the other end of the resistor R1, the other end of the resistor R2, the drain electrode of the field effect transistor Q1 and the drain electrode of the field effect transistor Q3 are connected to the output end of the power supply circuit, and the other end of the resistor R3 and the other end of the resistor R4 are connected to an input power supply pin of the.
As a further limitation to the above technical solution, the control circuit includes a controller, and the controller is electrically connected to the resistor R8, the resistor R9, the resistor R10, the resistor R11, the capacitor C20, the capacitor C21, the capacitor C22, the capacitor C23, and the capacitor C24, respectively.
As a further limitation to the above technical solution, the SWDIO pin and the SWCLK pin of the controller are both used as SWDIO programming and debugging interfaces of the controller.
As a further limitation to the above technical solution, the ink screen driving circuit includes an electronic ink screen connector, the electronic ink screen connector is respectively electrically connected with a resistor R5, a resistor R6, a resistor R7, a field effect transistor Q2, a capacitor C7, a capacitor C8, a capacitor C12, a capacitor C13, a capacitor C14, a capacitor C15, a capacitor C16, a capacitor C17, a capacitor C18, a capacitor C19, a voltage regulator D1, a voltage regulator D2, and a voltage regulator D3, a drain of the field effect transistor Q2 is also respectively electrically connected with a capacitor C10 and an inductor L1, and the other end of the inductor L1 is respectively electrically connected with a capacitor C9 and a capacitor C11.
Adopt above-mentioned technique, the utility model has the advantages of: the controller shows through SPI bus drive electron ink screen, easy operation reduces the consumption, and the controller still provides the UART interface simultaneously, and the user can change the demonstration content in the electron ink screen through this UART interface, facilitates the use.
Drawings
FIG. 1 is an assembly view of the main components of the three-color ink screen display system of the present invention;
FIG. 2 is a schematic block diagram of a three-color ink screen display system according to the present invention;
FIG. 3 is a schematic diagram of the power circuit of the present invention;
fig. 4 is a schematic diagram of the level shift circuit of the present invention;
fig. 5 is a schematic diagram of the control circuit of the present invention;
fig. 6 is a schematic diagram of the driving circuit of the ink panel of the present invention.
In the figure: 1-UART interface; 2-a power supply chip; 3-SWDIO programming debug interface; 4-a controller; 5-electronic ink screen connector.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and specific embodiments.
As shown in fig. 1-6, a novel three-color ink screen display system, including UART interface circuit, power supply circuit, level conversion circuit, control circuit and ink screen drive circuit, UART interface circuit carries out the UART communication through level conversion circuit and control circuit, power supply circuit supplies power to control circuit, control circuit adopts the SPI bus to be connected with ink screen drive circuit, ink screen drive circuit connects the electron ink screen, is used for driving the work of electron ink screen.
The UART interface circuit comprises a connector, the connector is a UART interface 1 in figure 1, the connector comprises a plurality of pins, the connector can adopt a connector with four pins, one of two pins of the connector is connected with an input power supply pin of a power supply circuit, the other pin of the connector is connected to a grounding terminal to provide an input power supply for the power supply circuit, and the other two pins of the connector are used as information transmission pins of UART communication and are respectively connected with a signal transmission channel of a level conversion circuit correspondingly for a data receiving RX pin and a data sending TX pin.
The power supply circuit comprises a power supply chip 2, wherein the power supply chip 2 is respectively and electrically connected with a capacitor C1, a capacitor C2 and a capacitor C3 which are used for stably inputting a power supply, the power supply chip 2 is also respectively and electrically connected with a capacitor C4, a capacitor C5 and a capacitor C6 which are used for phase compensation, concretely, the model of the power supply chip 2 can adopt XC6227C331MR-G, the chip fixedly outputs +3.3V voltage, has a function of preventing reverse flow, the output current is up to 700mA, and the whole circuit is in a standby state by inputting a low level signal to a CE pin of the power supply chip 2. The connection circuit of the power supply circuit is shown in fig. 3, in which U1 is a power supply chip 2, VCC is an input power supply connected to an input power supply pin of the power supply circuit, that is, VCC is connected to a first pin of the power supply chip, 3.3V is an output power supply of the power supply circuit, that is, an output terminal of the power supply circuit, the first pin of the power supply chip 2 is connected to a third pin of the power supply chip 2, one end of a capacitor C3, one end of a capacitor C2, and one end of a capacitor C1, one end of the capacitor C1 is connected to the input power supply VCC, the other end of a capacitor C1, the other end of a capacitor C2, and the other end of a capacitor C3 are all connected to a ground terminal, a fifth pin of the power supply chip 2 is connected to one end of a capacitor C6, one end of a capacitor C4, and one end of a capacitor C5, a second pin of the power supply chip 2 is connected to the other end of a capacitor C, one end of the capacitor C5 is connected to the output end of the power circuit, and the other end of the capacitor C5 is connected to the ground end.
The level conversion circuit comprises a data transmission TX channel and a data reception RX channel, wherein the data transmission TX channel is connected with a source electrode and a drain electrode of a field effect transistor Q1 in series, the source electrode of a field effect transistor Q1 is electrically connected with a resistor R1 on the data transmission TX channel, and the drain electrode of a field effect transistor Q1 is electrically connected with a resistor R4 on the data transmission TX channel; a source and a drain of a field effect transistor Q3 are connected in series on the data receiving RX channel, a resistor R2 is connected in series with the source of the field effect transistor Q3 on the data receiving RX channel, a resistor R3 is connected in series with the drain of the field effect transistor Q3 on the data receiving RX channel, the other end of the resistor R1, the other end of the resistor R2, the drain of the field effect transistor Q1 and the drain of the field effect transistor Q3 are all connected to an output end of a power circuit, the other end of the resistor R3 and the other end of the resistor R4 are all connected to an input power pin of the power circuit, one end of the data transmitting TX channel connected with the resistor R4 is connected with a data transmitting TX pin in a UART interface circuit, and one end of the data transmitting TX channel connected with the resistor R1 is connected with a data transmitting channel in a; one end of the data receiving RX channel connected with the resistor R3 is connected to a data receiving RX pin in the UART interface circuit, and one end of the data receiving RX channel connected with the resistor R2 is connected to a data receiving channel in the control circuit, and the specific connection circuit is shown in fig. 4, and the field effect transistor Q1 and the field effect transistor Q3 may both be N-channel field effect transistors, and their types may both be BBS138LT 3G.
The control circuit comprises a controller 4, wherein the controller 4 is respectively and electrically connected with a resistor R8, a resistor R9, a resistor R10, a resistor R11, a capacitor C20, a capacitor C21, a capacitor C22, a capacitor C23 and a capacitor C24, the model of the controller 4 can be STM32F031F6P6TR, the controller 4 is based on an ARM Cortex-M0 core and internally provided with 32KB Flash and comprises a plurality of pins, and an eighth pin and a ninth pin of the controller 4 are respectively used as a data transmitting channel and a data receiving channel and are connected to the UART interface circuit through a level conversion circuit.
The SWDIO pin and the SWCLK pin of the controller 4, i.e., the nineteenth pin and the twentieth pin of the controller 4, are used as the SWDIO programming and debugging interface 3 of the controller 4. A tenth pin, an eleventh pin, a thirteenth pin and a seventeenth pin of the controller 4 are respectively used as CS, SCLK, SDI and D/C, and drive the electronic ink screen through the electronic ink screen connector 5 as an SPI bus mode;
specifically, as shown in fig. 5, in the figure, U2 is a controller 4, a sixth pin of the controller 4 is connected to a tenth pin of an electronic ink screen connector 5, a seventh pin of the controller 4 is connected to a ninth pin of the electronic ink screen connector 5, an eighth pin of the controller 4 is connected to a data transmission TX pin of a UART interface circuit through a level shifter circuit, a ninth pin level shifter circuit of the controller 4 is connected to a data reception RX pin of the UART interface circuit, a tenth pin, an eleventh pin, a thirteenth pin and a seventeenth pin of the controller 4 are respectively connected to a twelfth pin, a thirteenth pin, a fourteenth pin and an eleventh pin of the electronic ink connector 5, a sixteenth pin of the controller 4 is respectively connected to a fifth pin of the controller 4, one end of a capacitor C24, one end of a capacitor C23, one end of a capacitor C22 and one end of a capacitor C21, one end of a capacitor C21 is connected to an output end of the power supply circuit, the other end of a capacitor C21, the other end of a capacitor C22, the other end of a capacitor C23 and the other end of a capacitor C24 are all connected to a ground end, a fourth pin of the controller 4 is connected with one end of a resistor R8 and one end of a capacitor C20 respectively, the other end of the resistor R8 is connected with the output end of the power supply circuit, a first pin of the controller 4 is connected with one end of a resistor R10, the other end of a resistor R10 and the other end of the capacitor C20 are both connected to the ground end, and a fifteenth pin of the controller 4 is connected to the.
The ink screen driving circuit comprises an electronic ink screen connector 5, wherein the electronic ink screen connector 5 is respectively and electrically connected with a resistor R5, a resistor R6, a resistor R7, a field effect transistor Q2, a capacitor C7, a capacitor C8, a capacitor C12, a capacitor C13, a capacitor C14, a capacitor C15, a capacitor C16, a capacitor C17, a capacitor C18, a capacitor C19, a voltage regulator tube D1, a voltage regulator tube D2 and a voltage regulator tube D3, the drain electrode of the field effect transistor Q2 is also respectively and electrically connected with a capacitor C10 and an inductor L1, the other end of the inductor L1 is respectively and electrically connected with a capacitor C9 and a capacitor C11, and the electronic ink screen connector 5 is connected with an ink screen to drive the ink screen to work. The model of the ink screen can be selected from GDEW0213Z16, and the ink screen comprises 212 x 104 pixel points, and each pixel point is controlled by black/white of 1 bit and full red of 1 bit. The ink screen is connected with the controller 4 by a 4-wire SPI bus. The working voltage of the ink screen is 3.3V, the field effect transistor Q2 adopts an N-channel MOSFET, the model of the field effect transistor Q2 can be Si1308EDL-T1-GE3, and the N-channel field effect transistor Q2 is controlled to generate PREVGH and PREVGL driving voltages through GDR and RESE pins of the electronic ink screen connector 5, namely the second pin and the third pin of the electronic ink screen connector 5. When the second pin is at low level, the N-channel field effect transistor Q2 is turned off, and the output terminal of the power supply is connected to the PREVGH to supply power for the refresh data of the ink panel.
The connection circuit of the specific ink panel driving circuit is shown in fig. 6, the type of the electronic ink panel connector 5 can be 52435-, a fifteenth pin of the electronic ink screen connector 5 is connected with a sixteenth pin of the electronic ink screen connector 5, an output end of the power circuit and one end of a capacitor C12, the other end of a capacitor C12 and a seventeenth pin of the electronic ink screen connector 5 are connected to a ground terminal, an eighteenth pin, a nineteenth pin, a twentieth pin, a twenty-second pin and a twenty-fourth pin of the electronic ink screen connector 5 are connected with one end of a capacitor C13, one end of a capacitor C14, one end of a capacitor C15, one end of a capacitor C17 and one end of a capacitor C19, a twenty-first pin of the electronic ink screen connector 5 is connected with one end of a capacitor C16 and a cathode of a regulator D1, an anode of a regulator D1 is connected with a drain of a field effect transistor Q2, one end of a capacitor C10 and one end of an inductor L1, and the other end of an inductor L1 is connected with one end of a capacitor C9 and one end of a capacitor C11, one end of a capacitor C11 is connected with an output end of the power supply circuit, the other end of the capacitor C11 and the other end of the capacitor C9 are both connected to a ground terminal, a twenty-third pin of the electronic ink screen connector 5 is respectively connected with one end of the capacitor C18 and an anode of a voltage regulator tube D2, a cathode of the voltage regulator tube D2 is connected with the other end of the capacitor C10 and an anode of the voltage regulator tube D3, and a cathode of the voltage regulator tube D3, the other end of the capacitor C12, the other end of the capacitor C13, the other end of the capacitor C14, the other end of the capacitor C15, the other end of the capacitor C16, the other end of the capacitor C17, the other end of the capacitor C18, the other end of the capacitor C19 and an MP1 pin and an MP 2.
A novel three-colour ink screen display system pass through UART interface circuit, be connected to controller 4's serial interface after level shift circuit steps down the processing with input voltage, ink screen drive circuit is connected through 4 lines SPI modes with controller 4, controller 4 receives the data that comes from the serial ports to analyze, show the result of analysis on the ink screen.
In the figure, the capacitance values of a capacitor C1-a capacitor C24 are 220uF, 1uF, 100nF, 1uF, 220uF, 100nF, 1uF, 220uF, 4.7uF, 1uF, 100nF, 1uF and 100nF in sequence, the resistances of a resistor R1-a resistor R11 are 4.7K, 100R, 6.8R, 1K, 10K, 22R, 100R and 22R in sequence, the inductance of an inductor L1 is 10uH, and the models of a voltage regulator D1-a voltage regulator D3 are all B0540W-7-F0540.
The above description is only for the preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art should be covered by the present invention within the technical scope of the present invention, and the technical solution obtained by replacing or changing the technical idea of the present invention with equivalents.
Claims (7)
1. A novel three-color ink screen display system is characterized in that: including UART interface circuit, power supply circuit, level conversion circuit, control circuit and ink screen drive circuit, UART interface circuit carries out the UART communication through level conversion circuit and control circuit, power supply circuit supplies power to control circuit, control circuit adopts the SPI bus to be connected with ink screen drive circuit, ink screen drive circuit connects the electron ink screen.
2. A novel three-color ink screen display system as claimed in claim 1, wherein: the UART interface circuit comprises a connector, the connector comprises a plurality of pins, one of the two pins is connected with an input power supply pin of the power supply circuit, the other pin is connected to a ground terminal, and the other two pins of the connector are used as information transmission pins of UART communication.
3. A novel three-color ink screen display system as claimed in claim 1, wherein: the power supply circuit comprises a power supply chip, wherein the power supply chip is respectively and electrically connected with a capacitor C1, a capacitor C2 and a capacitor C3 for stably inputting a power supply, and the power supply chip is also respectively and electrically connected with a capacitor C4, a capacitor C5 and a capacitor C6 for phase compensation.
4. A novel three-color ink screen display system as claimed in claim 1, wherein: the level conversion circuit comprises a data transmission TX channel and a data reception RX channel, wherein the data transmission TX channel is connected with a source electrode and a drain electrode of a field effect transistor Q1 in series, the source electrode of a field effect transistor Q1 is electrically connected with a resistor R1 on the data transmission TX channel, and the drain electrode of a field effect transistor Q1 is electrically connected with a resistor R4 on the data transmission TX channel; the data receiving RX channel is connected with a source electrode and a drain electrode of a field effect transistor Q3 in series, the source electrode of the field effect transistor Q3 is connected with a resistor R2 in an electric connection mode on the data receiving RX channel, the drain electrode of the field effect transistor Q3 is connected with a resistor R3 in an electric connection mode on the data receiving RX channel, the other end of the resistor R1, the other end of the resistor R2, the drain electrode of the field effect transistor Q1 and the drain electrode of the field effect transistor Q3 are connected to the output end of the power supply circuit, and the other end of the resistor R3 and the other end of the resistor R4 are connected to an input power supply pin of the.
5. A novel three-color ink screen display system as claimed in claim 1, wherein: the control circuit comprises a controller, wherein the controller is respectively and electrically connected with a resistor R8, a resistor R9, a resistor R10, a resistor R11, a capacitor C20, a capacitor C21, a capacitor C22, a capacitor C23 and a capacitor C24.
6. The new three-color ink screen display system of claim 5, wherein: the SWDIO pin and the SWCLK pin of the controller are both used as SWDIO programming and debugging interfaces of the controller.
7. A novel three-color ink screen display system as claimed in claim 1, wherein: the ink screen driving circuit comprises an electronic ink screen connector, wherein the electronic ink screen connector is respectively and electrically connected with a resistor R5, a resistor R6, a resistor R7, a field effect transistor Q2, a capacitor C7, a capacitor C8, a capacitor C12, a capacitor C13, a capacitor C14, a capacitor C15, a capacitor C16, a capacitor C17, a capacitor C18, a capacitor C19, a voltage regulator tube D1, a voltage regulator tube D2 and a voltage regulator tube D3, the drain electrode of the field effect transistor Q2 is also respectively and electrically connected with a capacitor C10 and an inductor L1, and the other end of the inductor L1 is respectively and electrically connected with a capacitor C9 and a capacitor C11.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201921469999.9U CN210167109U (en) | 2019-09-05 | 2019-09-05 | Novel three-color ink screen display system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201921469999.9U CN210167109U (en) | 2019-09-05 | 2019-09-05 | Novel three-color ink screen display system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN210167109U true CN210167109U (en) | 2020-03-20 |
Family
ID=69796103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201921469999.9U Active CN210167109U (en) | 2019-09-05 | 2019-09-05 | Novel three-color ink screen display system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN210167109U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111640610A (en) * | 2020-06-05 | 2020-09-08 | 深圳市会缤科技有限公司 | Wall switch system with display screen and display method |
-
2019
- 2019-09-05 CN CN201921469999.9U patent/CN210167109U/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111640610A (en) * | 2020-06-05 | 2020-09-08 | 深圳市会缤科技有限公司 | Wall switch system with display screen and display method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101261801B (en) | Driving circuit for displaying | |
CN102063877B (en) | LCD (Liquid Crystal Display) and detecting method thereof | |
CN101388182B (en) | LCD and computer system using the LCD | |
CN101739981B (en) | Liquid crystal display | |
CN107274850B (en) | A kind of display driver circuit and its driving method, display device | |
CN102222485B (en) | Voltage stabilizing circuit module with temperature compensation function | |
CN106557194A (en) | Driver IC and the display device including the driver IC | |
CN100444239C (en) | Display apparatus and portable terminal | |
CN210167109U (en) | Novel three-color ink screen display system | |
CN110264971A (en) | Anti- splashette circuit and method, driving circuit, display device | |
CN106652931B (en) | Display driver circuit, drive control method, voltage supply chip and display equipment | |
CN203165428U (en) | TFT LCD display control system | |
US7616221B2 (en) | Driving circuits for display device | |
CN205986619U (en) | Power supply circuit and liquid crystal display apparatus | |
CN217305736U (en) | LED Panel controller | |
CN217740146U (en) | Voltage conversion circuit, display drive chip, display device, and information processing apparatus | |
CN207895834U (en) | A kind of display panel and display device | |
CN113903287B (en) | Display driving board | |
CN115527483A (en) | Pixel circuit, control method thereof and display device | |
CN216084272U (en) | TCON module and Tconless screen equipment | |
CN107978278A (en) | Scanning circuit, organic light-emitting display device and its driving method | |
CN208954615U (en) | Display device, display panel voltage source system and its circuit | |
CN106297683B (en) | Sequence controller and its control method | |
CN203746391U (en) | LCM testing device based on virtual instrument | |
CN102903720B (en) | Film transistor array substrate and liquid crystal display device thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |