CN208369665U - A kind of digital subset speaking circuit - Google Patents

A kind of digital subset speaking circuit Download PDF

Info

Publication number
CN208369665U
CN208369665U CN201820884668.0U CN201820884668U CN208369665U CN 208369665 U CN208369665 U CN 208369665U CN 201820884668 U CN201820884668 U CN 201820884668U CN 208369665 U CN208369665 U CN 208369665U
Authority
CN
China
Prior art keywords
digital
line interface
telephone line
circuit
subset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201820884668.0U
Other languages
Chinese (zh)
Inventor
程际
宛宁
王敏
孙明杰
崔凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JINZHOU COMMUNICATION EQUIPMENT ELECTRONIC ENGINEERING Co Ltd
Original Assignee
JINZHOU COMMUNICATION EQUIPMENT ELECTRONIC ENGINEERING Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JINZHOU COMMUNICATION EQUIPMENT ELECTRONIC ENGINEERING Co Ltd filed Critical JINZHOU COMMUNICATION EQUIPMENT ELECTRONIC ENGINEERING Co Ltd
Priority to CN201820884668.0U priority Critical patent/CN208369665U/en
Application granted granted Critical
Publication of CN208369665U publication Critical patent/CN208369665U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Telephonic Communication Services (AREA)

Abstract

The utility model relates to a kind of digital subset speaking circuits, including digital telephone line interface, HDLC protocol controller, PCM codec, simulation call circuit and clock switching circuit, wherein, simulation call circuit acquires and listens to simulated voice, output to PCM codec, PCM codec output digital voice is connect with digital telephone line interface;Digital telephone line interface is connect with host;HDLC protocol controller is connect by reading and writing data line with host and extension set;Clock switching circuit passes through the clock signal of digital telephone line interface receiving host, exports and the clock signal of host synchronization to PCM codec.The utility model can replace dedicated digital subset circuit completely, digital subset is without the call available situation of chip caused by changing because of the halt production of digital subset chip, it is constituted using cleverly circuit design, normal communication for large and medium-sized enterprise work-yard provide so that, cost of implementation is cheap, convenient and practical.

Description

A kind of digital subset speaking circuit
Technical field
The utility model relates to a kind of communication voice technology, specially a kind of digital subset circuit speaking circuit.
Background technique
Digital program controlled instruction communication system is that large and medium-sized enterprise work-yard is open, continuous productive process is strong, makes an uproar in order to meet The needs of big, bad environments place the production commander of sound and develop, be widely used now in various industries.
Currently, due to the more new development of technology, digital subset is by other technologies using dedicated digital subset circuit Replace, digital subset chip gradually stops production, and causes DTS command communication words station without the call available situation of chip, affects big-and-middle The normal communication in type enterprise work place.
Utility model content
For digital subset chip in the prior art halt production cause DTS command communication words station without call chip can with etc. no Foot, problem to be solved in the utility model are to provide a kind of low in cost, convenient and practical digital subset speaking circuit.
In order to solve the above technical problems, the technical solution adopted in the utility model is:
A kind of digital subset speaking circuit of the utility model, including digital telephone line interface, HDLC protocol controller, PCM Codec, simulation call circuit and clock switching circuit, wherein simulation call circuit acquires and listens to simulated voice, defeated Out to PCM codec, PCM codec output digital voice is connect with digital telephone line interface;Digital telephone line interface with Host connection;HDLC protocol controller is connect by reading and writing data line with host and extension set;Clock switching circuit passes through number electricity The clock signal of line interface receiving host is talked about, is exported and the clock signal of host synchronization to PCM codec.
Digital speech is transmitted to PCM codec by pcm stream by digital telephone line interface, and digital telephone line interface is logical It crosses pcm stream and is sent to HDLC protocol controller for information is controlled.
The clock of digital telephone line interface master synchronization, output 4M and 8K clock signal to HDLC protocol controller and clock Conversion circuit.
Clock switching circuit completes the conversion of required synchronised clock, and output 2M and 8K clock is supplied to PCM codec.
PCM codec is connected between digital telephone line interface and simulation call circuit, and also reception digital telephone line connects The audio digital signals of mouth are converted, output analog voice signal to simulation call circuit.
The invention has the following beneficial effects and advantage:
1. the utility model can replace dedicated digital subset circuit completely, change because the halt production of digital subset chip is made At digital subset without the call available situation of chip, constituted using cleverly circuit design, substitute original digital subset electricity Road, the normal communication for large and medium-sized enterprise work-yard provide so that, cost of implementation is cheap, convenient and practical.
Detailed description of the invention
Fig. 1 is the utility model electrical structure block diagram;
Fig. 2 is speaking circuit electrical schematic diagram (one) in the utility model;
Fig. 3 is speaking circuit electrical schematic diagram (two) in the utility model.
Specific embodiment
The present invention is further elaborated with reference to the accompanying drawings of the specification.
As shown in Figure 1, a kind of digital subset speaking circuit of the utility model, including digital telephone line interface, HDLC protocol Controller, PCM codec, simulation call circuit and clock switching circuit, wherein simulation call circuit acquires and listen to mould Quasi- speech, output to PCM codec, PCM codec output digital voice are connect with digital telephone line interface;Digital telephone Line interface is connect with host;HDLC protocol controller is connect by reading and writing data line with host and extension set;Clock switching circuit is logical The clock signal of digital telephone line interface receiving host is crossed, is exported and the clock signal of host synchronization to PCM codec.
Digital telephone line interface with host for connecting, transmission digital voice and control information, digital telephone interface chip Using MT9172, the clock of MT9172 master synchronization generates 4M and 8K clock signal, is supplied to HDLC protocol controller and clock Conversion circuit, digital speech is transmitted to PCM codec by pcm stream DSTO, DSTI by digital telephone line interface, and is passed through Control information is sent to HDLC protocol controller by pcm stream CDSTO, CDSTI;HDLC protocol controller for read and write host and The control information of extension set, chip use MT8952;PCM codec uses for realizing the conversion of simulation numeral speech TP3057 is completed, and by analog way is connected to simulation call circuit;Simulation call circuit realize simulated voice acquisition and It listens to;Clock switching circuit completes the conversion of synchronised clock required when chip operation, generates 2M and 8K clock and is supplied to PCM volume Decoder.
In the present embodiment, as shown in Figure 2,3, digital telephone line interface U3 (MT9172) by pin 15,8, provide 4M and 8K clock is connected to HDLC protocol controller U6 (MT8952B), is connected to PCM codec U19 (TP3057) by 12,13 feet 6 feet and 11 feet, transmission digital speech counted to PCM codec U19 (TP3057), PCM codec U19 (TP3057) Digital speech is converted into analog voice and is sent to simulation from 3 feet of PCM codec U19 (TP3057) by the conversion of word voice Speaking circuit, and the analog voice that simulation call circuit acquires is inputted through 15 feet, through PCM codec U19 (TP3057) It carries out being converted to digital speech and is sent to digital telephone line interface U3 (MT9172).HDLC protocol controller U6 (MT8952B) passes through Pin 3,4 is connected to digital telephone line interface U3 (MT9172), processing control information.
The working principle of the utility model are as follows:
The simulated voice that simulation call circuit is sent, is passed to PCM encoder (TP3057) by analog voice interface, Received analog voice signal is converted to audio digital signals by the A/D converter of PCM encoder TP3057, by pcm stream Line (DSTI) is sent into digital telephone line interface (MT9172), and digital speech is passed through pcm stream line by digital telephone line interface (DSTO) it is sent into PCM encoder (TP3057), analog signal is converted to by D/A converter and is sent to simulation call circuit. HDLC protocol controller (MT8952) carries out control information by pcm stream line (CDSTI, CDSTO) and digital telephone line interface Interaction.Digital telephone line interface extracts clock signal 4M and 8K, be sent to clock switching circuit (74HC04,74LS74, 74HC393,74HC138), 4M clock is become 2M by frequency dividing, then 2M and 8K clock is generated by counter and decoder Time slot signal.2M clock and time slot signal are sent to PCM encoder (TP3057) by clock switching circuit, for PCM encoder (TP3057) requirements of one's work.
The utility model can it is open in large and medium-sized enterprise work-yard, continuous productive process is strong, noise is big, bad environments place Use, can replace dedicated digital subset circuit completely, change because digital subset chip stop production, caused by digital subset without The call available situation of chip.The utility model is constituted using cleverly circuit design, low in cost convenient and practical.

Claims (5)

1. a kind of digital subset speaking circuit, it is characterised in that: compiled including digital telephone line interface, HDLC protocol controller, PCM Decoder, simulation call circuit and clock switching circuit, wherein simulation call circuit acquires and listens to simulated voice, exports To PCM codec, PCM codec output digital voice is connect with digital telephone line interface;Digital telephone line interface and master Machine connection;HDLC protocol controller is connect by reading and writing data line with host and extension set;Clock switching circuit passes through digital telephone The clock signal of line interface receiving host exports and the clock signal of host synchronization to PCM codec.
2. digital subset speaking circuit according to claim 1, it is characterised in that: digital telephone line interface passes through PCM code Digital speech is transmitted to PCM codec by stream, and digital telephone line interface will control information by pcm stream and be sent to HDLC association Discuss controller.
3. digital subset speaking circuit according to claim 1, it is characterised in that: digital telephone line interface master synchronization Clock, output 4M and 8K clock signal to HDLC protocol controller and clock switching circuit.
4. digital subset speaking circuit according to claim 1, it is characterised in that: same needed for clock switching circuit completion The conversion of clock is walked, output 2M and 8K clock is supplied to PCM codec.
5. digital subset speaking circuit according to claim 1, it is characterised in that: PCM codec is connected to digital electricity It talks about between line interface and simulation call circuit, the audio digital signals of also reception digital telephone line interface are converted, and mould is exported Intend voice signal to simulation call circuit.
CN201820884668.0U 2018-06-08 2018-06-08 A kind of digital subset speaking circuit Expired - Fee Related CN208369665U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201820884668.0U CN208369665U (en) 2018-06-08 2018-06-08 A kind of digital subset speaking circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201820884668.0U CN208369665U (en) 2018-06-08 2018-06-08 A kind of digital subset speaking circuit

Publications (1)

Publication Number Publication Date
CN208369665U true CN208369665U (en) 2019-01-11

Family

ID=64928235

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201820884668.0U Expired - Fee Related CN208369665U (en) 2018-06-08 2018-06-08 A kind of digital subset speaking circuit

Country Status (1)

Country Link
CN (1) CN208369665U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112367435A (en) * 2020-10-23 2021-02-12 武汉飞越科技有限责任公司 Emergency recording function implementation system and method based on built-in backup module

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112367435A (en) * 2020-10-23 2021-02-12 武汉飞越科技有限责任公司 Emergency recording function implementation system and method based on built-in backup module

Similar Documents

Publication Publication Date Title
CN208369665U (en) A kind of digital subset speaking circuit
CN104267924A (en) Mobile terminal and audio processing method thereof
CN110224789A (en) A kind of multi-mode hdlc controller based on FPGA
CN105929967A (en) Simulation system for processing of multiple paths of real-time audio signals
CN102354278B (en) The processing method and equipment of a kind of voice data
CN101430640B (en) Communication terminal with USB audio card, and method for implementing USB audio card in communication terminal
CN108076416A (en) A kind of control method, device and the terminal of USBTypeC earphones
CN101505165B (en) Audio encoding and decoding module for mobile terminal
CN111176607A (en) Voice interaction system and method based on power business
CN105389155A (en) Method and system for receiving TDM audio data by using SPI interface
CN201467217U (en) Duplex CID microcontroller
CN104883417B (en) SCM Based voice terminal system
CN107273087A (en) A kind of audio input/output system based on Type C interface, device and method
CN103051817A (en) Method and voice terminal device for realizing pulse code modulation (PCM) information interaction by utilizing serial peripheral interface (SPI) interface
CN202856748U (en) ARM module structure of train broadcasting machine
CN202334610U (en) Voice terminal equipment
CN206658304U (en) A kind of system of expansion 2G Internet of Things field communication performance
CN206193757U (en) AAC digital audio frequency decoding handles integrated circuit board
CN204010689U (en) A kind of voice recording system based on LPC2400 ARM
CN108961857A (en) A kind of multi-media classroom speech control system
CN212569768U (en) Data acquisition system based on FPGA
CN204010670U (en) A kind of language play back system based on LPC2400 ARM
CN208369780U (en) A kind of networking interface of DTS full-digital instruction sound-amplification intercommunication system
CN214014370U (en) Building cloud visual intercom equipment
CN209017278U (en) A kind of sound system with the enhancing of DSP audio

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190111

Termination date: 20200608