CN208272954U - A kind of conversion circuit of voltage to the time - Google Patents

A kind of conversion circuit of voltage to the time Download PDF

Info

Publication number
CN208272954U
CN208272954U CN201820782221.2U CN201820782221U CN208272954U CN 208272954 U CN208272954 U CN 208272954U CN 201820782221 U CN201820782221 U CN 201820782221U CN 208272954 U CN208272954 U CN 208272954U
Authority
CN
China
Prior art keywords
gate
voltage signal
conversion
voltage
input terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201820782221.2U
Other languages
Chinese (zh)
Inventor
杨波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Foshan University
Original Assignee
Foshan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Foshan University filed Critical Foshan University
Priority to CN201820782221.2U priority Critical patent/CN208272954U/en
Application granted granted Critical
Publication of CN208272954U publication Critical patent/CN208272954U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

The utility model discloses a kind of conversion circuits of voltage to time, comprising: sequentially connected starting control circuit, anti-phase integrator, gate comparison circuit, clock gate and counter;Starting control circuit controls anti-phase integrator according to the failing edge of starting impulse and starts to integrate, so that anti-phase integrator exports first voltage signal;When being less than first voltage signal by conversion voltage signal, gate comparison circuit output high level is to control clock gate output clock pulses, so that the counter counts;When being greater than or equal to first voltage signal by conversion voltage signal, gate comparison circuit output low level obtains digit time signal to control clock gate output low level so that counter stops counting.The conversion accuracy that voltage signal is converted into digit time signal can be effectively improved using the conversion circuit of the utility model, reduce conversion cost.

Description

A kind of conversion circuit of voltage to the time
Technical field
The utility model relates to the conversion circuits of electronic circuit technology field more particularly to a kind of voltage to time.
Background technique
In industrial automation production and environmental monitoring application scenarios, it usually needs using sensor technology to temperature, pressure The physical parameters such as power or flow measure to obtain voltage signal, and then convert voltage signal, transmit, handling etc. to quilt Control object is controlled.However, often being limited by structure or environment due to being measured object, the distance of usual distance controller Farther out or controlled device distance controller farther out, thus the distance between voltage signal and controller that will lead to measurement compared with Far or the distance between controller and controlled device farther out, thus need to voltage signal or control signal transmit.For The anti-interference ability in transmission process is improved, voltage signal would generally be converted to time signal to pass by the prior art It is defeated.
Currently, voltage signal is converted to the time that voltage signal is usually first converted into simulation by time signal using circuit Signal, then the time signal of simulation is converted into digital signal, multiple conversions reduce conversion accuracy, increase conversion cost.
Utility model content
In view of the above-mentioned problems, a kind of voltage of the utility model can effectively improve voltage signal to the conversion circuit of time It is converted into the conversion accuracy of digit time signal, reduces conversion cost.
In order to solve the above technical problems, a kind of conversion circuit of the voltage of the utility model to the time, comprising:
Sequentially connected starting control circuit, anti-phase integrator, gate comparison circuit, clock gate and counting Device;Wherein, it is input in the gate comparison circuit by conversion voltage signal;
Starting impulse is input to the input terminal of the starting control circuit and the reset terminal of the counter simultaneously, so that institute State anti-phase integrator and the counter resets;
The starting control circuit controls the anti-phase integrator according to the failing edge of the starting impulse and starts to integrate, So that the anti-phase integrator exports first voltage signal;
When being less than first voltage signal by conversion voltage signal, the gate comparison circuit output high level is to control Clock gate output clock pulses is stated, so that the counter counts;
When it is described the first voltage signal is greater than or equal to by conversion voltage signal when, the gate comparison circuit exports Low level is to control the clock gate output low level, so that the counter stops counting, obtains digit time letter Number.
As an improvement of the above scheme, the anti-phase integrator includes the first operational amplifier, first resistor, negative benchmark Power supply and capacitor;Wherein,
The non-inverting input terminal of first operational amplifier is grounded, and the first end of inverting input terminal and the first resistor connects It connects, the second end of the first resistor is connect with the cathode of the negative reference power supply, the plus earth of the negative reference power supply, institute The voltage magnitude for stating negative reference power supply is less than the voltage magnitude of the starting impulse;The capacitance connection is in the inverting input terminal Between output end.
As an improvement of the above scheme, the starting control circuit includes second resistance, first diode and the two or two pole Pipe;Wherein,
The first end of the second resistance is for inputting the starting impulse, the second end of the second resistance and described the The anode of one diode connects;The cathode of the first diode respectively with the inverting input terminal of first operational amplifier and The anode of second diode connects;The cathode of second diode is connected to the output of first operational amplifier End.
As an improvement of the above scheme, the second resistance resistance value is the 1/100 of the first resistor resistance value.
As an improvement of the above scheme, the gate comparison circuit includes that first voltage comparator and second voltage compare Device;The clock gate is logical AND gate, and the logical AND gate includes first input end, the second input terminal and third input End and an output end;Wherein,
The reverse inter-input-ing ending grounding of the first voltage comparator, non-inverting input terminal are anti-with the second voltage comparator Phase end connects and connect with the output end of the anti-phase integrator, and the first input end of output end and the logical AND gate connects It connects;
The non-inverting input terminal of the second voltage comparator is described by conversion voltage signal for inputting, output end with it is described Second input terminal of logical AND gate connects;
The third input terminal of the logical AND gate is used for input clock pulse, the output end of the logical AND gate and the meter Number device Clock control end connection.
Compared with prior art, the conversion circuit of a kind of voltage to time of the utility model have the advantages that
(1) sequentially connected starting control circuit, anti-phase integrator, gate comparison circuit, clock gate are utilized It will be converted directly into digit time signal by conversion voltage signal with counter, reduce voltage signal and turn to time digital signal Change number, improves transfer efficiency;
(2) converting circuit structure of the utility model is simple, at low cost, can in the case where measuring speed is of less demanding It realizes that there is good linear character relationship between conversion voltage signal and time interval T, and then obtains the number of linear character Word time signal improves voltage signal to the conversion accuracy of digit time signal, increases anti-interference ability
Detailed description of the invention
Fig. 1 be the utility model embodiment 1 a kind of voltage to the time conversion circuit structural schematic diagram.
Fig. 2 is the structural schematic diagram of each circuit in the utility model embodiment 1.
Fig. 3 is waveform diagram when conversion circuit works in the utility model embodiment 1.
Specific embodiment
Many details are explained in the following description in order to fully understand the utility model.But this is practical new Type can be implemented with the other modes for being much different from this description, and those skilled in the art can be without prejudice to the utility model Similar popularization is done in the case where intension, therefore the utility model is not limited by the specific embodiments disclosed below.
Clear, complete description is carried out to the technical solution of the utility model with attached drawing combined with specific embodiments below.
Embodiment 1
As shown in Figure 1, being a kind of voltage of the utility model embodiment 1 to the conversion circuit of time, comprising: be sequentially connected Starting control circuit 1, anti-phase integrator 2, gate comparison circuit 3, clock gate 4 and counter 5;Wherein, start Pulse is input to the input terminal of starting control circuit 1 and the reset terminal Cr of counter 5 simultaneously, so that anti-phase integrator 2 and meter Number device 5 resets;Starting control circuit 1 controls anti-phase integrator 2 according to the failing edge of starting impulse and starts to integrate, so that reverse phase Integrating circuit 2 exports first voltage signal;Wherein, it is input in gate comparison circuit 3 by conversion voltage signal.When by conversion electricity When signal being pressed to be less than first voltage signal, gate comparison circuit 3 exports high level and exports clock arteries and veins to control clock gate 4 Punching, so that counter 5 counts;When being greater than or equal to first voltage signal by conversion voltage signal, gate comparison circuit 3 is exported Low level exports low level to control clock gate 4, so that counter 5 stops counting, obtains digit time signal.
Specifically, as shown in Fig. 2, anti-phase integrator 2 includes the first operational amplifier A1, first resistor R1, capacitor C and Negative reference power supply-E1;Starting control circuit 1 includes second resistance R2, first diode D1With the second diode D2;Wherein, first Operational amplifier A1Non-inverting input terminal ground connection, inverting input terminal and first resistor R1First end connection, first resistor R1? Two ends and negative reference power supply-E1Cathode connection, negative reference power supply-E1Ground connection, negative reference power supply-E1Voltage magnitude E1It is small In the voltage magnitude of starting impulse;Capacitor C is connected to the first operational amplifier A1Inverting input terminal and output end between;Second Resistance R2First end for inputting starting impulse, second resistance R2Second end and first diode D1Anode connection;First Diode D1Cathode respectively with the first operational amplifier A1Inverting input terminal and the second diode D2Anode connection;Second Diode D2Cathode be connected to the first operational amplifier A1Output end.
Preferably, second resistance R2Resistance value be first resistor R1Resistance value 1/100, i.e. R2=1/100R1
Further, gate comparison circuit 3 includes first voltage comparator A2With second voltage comparator A3;Clock gate Circuit 4 is logical AND gate 41, including first input end B, the second input terminal A and third input terminal C and an output end;Wherein, First voltage comparator A2Reverse inter-input-ing ending grounding, non-inverting input terminal and second voltage comparator A3Reverse side connection simultaneously It is connect with the output end of anti-phase integrator 2, first voltage comparator A2Output end and logical AND gate 41 first input end B Connection;Second voltage comparator A3Non-inverting input terminal for input by conversion voltage signal Ui, second voltage comparator A3It is defeated Outlet is connect with the second input terminal A of logical AND gate 41;The third input terminal C of logical AND gate 41 is used for input clock pulse.
Further, the output end of logical AND gate 41 is connect with the Clock control end CP of counter 5, with control counter 5 It counts.
In above-mentioned specific embodiment, it is input to start pulse period the input terminal and meter of starting control circuit 1 The reset terminal of number devices 5, with reference to the accompanying drawing 2 and attached drawing 3 to the conversion process of the voltage in 1 period of starting impulse to time into Row is described in detail.
When starting impulse is located at high level one state, resets counter 5 and reset;On the other hand, start First diode D in control circuit 11Conducting, since the voltage magnitude of starting impulse is greater than negative reference voltage-E1Voltage amplitude Value, and second resistance R2Resistance value be first resistor R1Resistance value 1/100, therefore, the first electric current be much larger than the second electric current, In, the first electric current is through second resistance R2With first diode D1Flow into the first operational amplifier A1The electric current of inverting input terminal, the Two electric currents are through first resistor R1With negative reference voltage-E1Flow out the first operational amplifier A1The electric current of inverting input terminal, to promote Make the second diode D2Conducting so that the voltage at the both ends capacitor C is reset to 0, anti-phase integrator 2 exported through output end the One voltage signal UO1For " 0 ";Furthermore due to first voltage signal UO1=0 and UO1<Ui, then the first electricity in comparator 3 is gated Press comparator A2The second voltage signal U of outputO2For " 0 ", second voltage comparator A3The tertiary voltage signal U of outputO3For " 1 ", so that logical AND gate 41 exports low level to the Clock control end CP of counter 5, counter 5 is maintained at cleared condition.
When starting impulse drops to low level (i.e. the failing edge of starting impulse) state from high level, first diode D1 With the second diode D2Cut-off, anti-phase integrator 2 is in negative reference power supply-E1Under the action of start to integrate, the first operational amplifier A1Output first voltage signal UO1> 0, at this point, the first voltage comparator A in voltage comparator 32The second voltage of output Signal UO2For " 1 ", second voltage comparator A3The tertiary voltage signal U of outputO3For " 1 ", so that logical AND gate 41 exports clock Pulse, that is, be added to the Clock control end CP of counter 5 is clock pulses, and counter 5 starts counting.
When starting impulse is to keep low level state, the first operational amplifier A in anti-phase integrator 21In negative benchmark Power supply-E1Under the action of continue to integrate, in the first operational amplifier A1The first voltage signal U of output end outputO1≧UiWhen, the One voltage comparator A2The second voltage signal U of outputO2For " 1 ", second voltage comparator A3The tertiary voltage signal U of outputO3 For " 0 ", so that the output of logical AND gate 41 is " 0 ", that is, be added to the Clock control end CP of counter 5 is low level, and counter 5 stops It only counts, counter 5 obtains digital output N, completes the conversion of primary voltage to time signal.
When starting impulse is to continue to keep low level state, anti-phase integrator 2 is in negative reference power supply-E1Under the action of Continue to integrate, until the first voltage signal U that anti-phase integrator 2 exportsO1(i.e. 2 reverse phase of anti-phase integrator product until saturation Assign to operating voltage E);When the input of next starting impulse, start another new conversion process.
As shown in figure 3, due to being started counting in the time interval T for stopping counting in counter 5, anti-phase integrator 2 The first voltage signal U of outputO1Variation is one from 0 to UiAnd slope is 1/R1The straight line of C, wherein E indicates that the first operation is put Big device A1Operating voltage,Thus, it starts counting in the time interval T for stopping counting, obtains in counter 5When the frequency of clock pulses is fiWhen, then the counting N that counter 5 obtains is represented byWherein, R1、C、E1And fiBe the known quantity of selection, therefore, time interval T with converted Voltage signal UiIt is proportional, and then in time interval T, the digital output N of counter 5 with by conversion voltage signal Ui It is proportional, realize the conversion of voltage signal to digit time signal.
Compared with prior art, the conversion circuit of a kind of voltage to time of the utility model have the advantages that
(1) sequentially connected starting control circuit, anti-phase integrator, gate comparison circuit, clock gate are utilized It will be converted directly into digit time signal by conversion voltage signal with counter, reduce voltage signal and turn to time digital signal Change number, improves transfer efficiency;
(2) converting circuit structure of the utility model is simple, at low cost, can in the case where measuring speed is of less demanding It realizes that there is good linear character relationship between conversion voltage signal and time interval T, and then obtains the number of linear character Word time signal improves voltage signal to the conversion accuracy of digit time signal, increases anti-interference ability.
The above descriptions are merely preferred embodiments of the present invention, not does in any form to the utility model Limitation, therefore all contents without departing from technical solutions of the utility model are implemented according to the technical essence of the utility model to above Any simple modification, equivalent change and modification that example is done, are still within the scope of the technical solutions of the present invention.

Claims (5)

1. a kind of voltage is to the conversion circuit of time characterized by comprising
Sequentially connected starting control circuit, anti-phase integrator, gate comparison circuit, clock gate and counter;Its In, it is input in the gate comparison circuit by conversion voltage signal;
Starting impulse is input to the input terminal of the starting control circuit and the reset terminal of the counter simultaneously, so that described anti- Phase integral circuit and the counter resets;
The starting control circuit controls the anti-phase integrator according to the failing edge of the starting impulse and starts to integrate, so that The anti-phase integrator exports first voltage signal;
When being less than first voltage signal by conversion voltage signal, when the gate comparison circuit output high level is to control described Clock gating circuit exports clock pulses, so that the counter counts;
When it is described the first voltage signal is greater than or equal to by conversion voltage signal when, the low electricity of gate comparison circuit output It is flat to obtain digit time signal to control the clock gate output low level so that the counter stops counting.
2. conversion circuit as described in claim 1, which is characterized in that the anti-phase integrator includes the first operation amplifier Device, first resistor, negative reference power supply and capacitor;Wherein,
The non-inverting input terminal of first operational amplifier is grounded, and inverting input terminal is connect with the first end of the first resistor, The second end of the first resistor is connect with the cathode of the negative reference power supply, the plus earth of the negative reference power supply, described The voltage magnitude of negative reference power supply is less than the voltage magnitude of the starting impulse;The capacitance connection in the inverting input terminal with Between output end.
3. conversion circuit as claimed in claim 2, which is characterized in that the starting control circuit includes second resistance, first Diode and the second diode;Wherein,
The first end of the second resistance is for inputting the starting impulse, the second end of the second resistance and the described 1st The anode of pole pipe connects;The cathode of the first diode respectively with the inverting input terminal of first operational amplifier and described The anode of second diode connects;The cathode of second diode is connected to the output end of first operational amplifier.
4. conversion circuit as claimed in claim 3, which is characterized in that the second resistance resistance value is the first resistor resistance value 1/100.
5. conversion circuit as described in claim 1, which is characterized in that the gate comparison circuit includes first voltage comparator With second voltage comparator;The clock gate is logical AND gate;
The logical AND gate includes first input end, the second input terminal and third input terminal and an output end;Wherein,
The reverse inter-input-ing ending grounding of the first voltage comparator, the reverse side of non-inverting input terminal and the second voltage comparator It connects and is connect with the output end of the anti-phase integrator, output end is connect with the first input end of the logical AND gate;
The non-inverting input terminal of the second voltage comparator is described by conversion voltage signal, output end and the logic for inputting It is connect with the second input terminal of door;
The third input terminal of the logical AND gate is used for input clock pulse, the output end of the logical AND gate and the counter Clock control end connection.
CN201820782221.2U 2018-05-24 2018-05-24 A kind of conversion circuit of voltage to the time Expired - Fee Related CN208272954U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201820782221.2U CN208272954U (en) 2018-05-24 2018-05-24 A kind of conversion circuit of voltage to the time

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201820782221.2U CN208272954U (en) 2018-05-24 2018-05-24 A kind of conversion circuit of voltage to the time

Publications (1)

Publication Number Publication Date
CN208272954U true CN208272954U (en) 2018-12-21

Family

ID=64685636

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201820782221.2U Expired - Fee Related CN208272954U (en) 2018-05-24 2018-05-24 A kind of conversion circuit of voltage to the time

Country Status (1)

Country Link
CN (1) CN208272954U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108494407A (en) * 2018-05-24 2018-09-04 佛山科学技术学院 A kind of conversion circuit of voltage to the time
CN110797948A (en) * 2019-11-18 2020-02-14 深圳市群芯科创电子有限公司 Fast charging control circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108494407A (en) * 2018-05-24 2018-09-04 佛山科学技术学院 A kind of conversion circuit of voltage to the time
CN110797948A (en) * 2019-11-18 2020-02-14 深圳市群芯科创电子有限公司 Fast charging control circuit
CN110797948B (en) * 2019-11-18 2021-10-08 深圳市群芯科创电子有限公司 Fast charging control circuit

Similar Documents

Publication Publication Date Title
CN105738689B (en) System and method for measuring the power in power factor converter
CN208272954U (en) A kind of conversion circuit of voltage to the time
CN105379120A (en) Capacitive proximity detection using delta-sigma conversion
CN204964613U (en) Zero -cross detection circuit
CN104316755A (en) Wide-voltage electrical signal voltage detecting device
CN108508270A (en) A kind of resistance measuring circuit
CN101847070B (en) Capacitance change detection module taking electric signal change time as detection target
CN108494407A (en) A kind of conversion circuit of voltage to the time
CN108241129A (en) Switching power supply output filter capacitor monitoring device and method
CN202092805U (en) Signal acquisition circuit of force sensor
CN208383985U (en) A kind of resistance measuring circuit
CN208140791U (en) A kind of zero-detection circuit
CN106788438B (en) Voltage-to-time conversion circuit
CN104697604A (en) Capacitor liquid level sensor allowing site calibration
CN204681284U (en) A kind of two-phase motor frequency-changing control system based on DSP
CN209356582U (en) A kind of resistance capacitance accurate measurement circuit
CN110474533B (en) Circuit for identifying equivalent resistance in direct current converter
CN211043986U (en) Remote flow metering control circuit
CN205986681U (en) String ripples conversion recoverer
CN207366676U (en) A kind of single-phase electric energy mass detecting instrument
CN109889200A (en) A kind of voltage signal based on frequency quantization device turns the circuit of frequency signal
CN202050399U (en) Serial port tie line management instruction-check-type 8K-channel sensor 128-group home appliance wire holder
CN112504519B (en) Pressure detection circuit, device and pressure input device
CN108988824A (en) Self-adapting type calibrates circuit and method
CN104482947B (en) Mining Multiple typed sensor signal transmitting circuit

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20181221

Termination date: 20200524

CF01 Termination of patent right due to non-payment of annual fee