CN207993862U - A kind of inductance stacked structure - Google Patents
A kind of inductance stacked structure Download PDFInfo
- Publication number
- CN207993862U CN207993862U CN201820525282.0U CN201820525282U CN207993862U CN 207993862 U CN207993862 U CN 207993862U CN 201820525282 U CN201820525282 U CN 201820525282U CN 207993862 U CN207993862 U CN 207993862U
- Authority
- CN
- China
- Prior art keywords
- inductance
- metal layer
- planar inductor
- stacked structure
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The utility model discloses a kind of inductance stacked structure, which includes：Substrate；At least two metal layers of substrate side are sequentially stacked on, every layer of metal layer includes at least the first planar inductor；Through-hole, between arbitrary neighborhood two metal layers, the first planar inductor in different metal layer is electrically connected by through-hole；Wherein, the thickness of through-hole is more than the thickness of metal layer.The utility model is by being arranged the metal layer that multilayer includes the first planar inductor, increase the inductance value of inductance in inductance stacked structure with this, and the through-hole for being more than metal layer thickness by thickness connects the first planar inductor in each metal layer, the interference between each first planar inductor can be reduced, compared with prior art, between the first planar inductor during different metal layer is not greatly reduced in the case of mutual inductance, the parasitic capacitance between different metal layer can be greatly reduced, inductance is set to maintain higher inductance value and quality factor when with smaller area, reduce the area of integrated circuit.
Description
Technical field
The utility model embodiment is related to integrated circuit technique more particularly to a kind of inductance stacked structure.
Background technology
Growing with electronic product, the research and development of all kinds of components are all sent out towards highly integrated, multi-functional direction
Exhibition, therefore, the requirement to the integrated circuit structure of device is also increasingly improving.
The design of inductance is often a problem in integrated circuit design.At this stage, the inductance in integrated circuit is usually
There are problems that two, one be inductance quality factor (i.e. Q values) it is relatively low, circuit performance can be influenced；The other is inductance area
It is larger, circuit level, size and cost of manufacture can be influenced.
Utility model content
The utility model provides a kind of inductance stacked structure, equal in the quality factor and inductance inductance value for keeping inductance to realize
When higher, the area of inductance is smaller, reduces the purpose of integrated circuit area.
The utility model provides a kind of inductance stacked structure, including：Substrate；
At least two metal layers of the substrate side are sequentially stacked on, every layer of metal layer includes at least the first plane
Inductance；
Through-hole is located between metal layer described in two layers of arbitrary neighborhood, first plane electricity in the different metal layers
Sense is electrically connected by the through-hole；
Wherein, the thickness of the through-hole is more than the thickness of the metal layer.
Optionally, the first planar inductor serial or parallel connection in the different metal layers.
Optionally, the vertical throwing of first planar inductor in metal layer described in two layers of arbitrary neighborhood on the substrate
Shadow exists overlapping.
Optionally, first planar inductor in metal layer described in two layers of arbitrary neighborhood, which corresponds to overlapping part, has phase
Same current direction.
Optionally, further include the second planar inductor at least one layer of metal layer, second planar inductor with it is described
First planar inductor insulate, and vertical throwing of second planar inductor with any first planar inductor on the substrate
Shadow no overlap.
Optionally, first planar inductor is planar spiral structures.
Optionally, the through-hole includes metal column.
Optionally, the inductance stacked structure, further includes function element, the function element be located at the substrate with most
Between the metal layer of the substrate；
The function element includes at least one of transistor, diode, resistance, inductance, capacitance and acoustic wave device.
Optionally, the metal layer is prepared using electroplating technology.
Optionally, the material of the substrate is one kind in silicon, quartz, sapphire and glass.
The utility model provides a kind of inductance stacked structure, which includes：Substrate；It is sequentially stacked on base
At least two metal layers of bottom side, every layer of metal layer include at least the first planar inductor；Through-hole is located at two layers of gold medal of arbitrary neighborhood
Between belonging to layer, the first planar inductor in different metal layer is electrically connected by through-hole；Wherein, the thickness of through-hole is more than metal layer
Thickness.The utility model is increased electric in inductance stacked structure by the way that the metal layer that multilayer includes the first planar inductor is arranged with this
The inductance value of sense, and the through-hole by thickness more than metal layer thickness connects the first planar inductor in each metal layer, can reduce
Interference between each first planar inductor be not greatly reduced the of different metal layer compared with scheme in the prior art
Between one planar inductor in the case of mutual inductance, the parasitic capacitance between different metal layer can be greatly reduced, make inductance with
Higher inductance value and quality factor are maintained when smaller area, the area of integrated circuit can be reduced.
Description of the drawings
Fig. 1 is a kind of structural schematic diagram for inductance stacked structure that the utility model embodiment provides；
Fig. 2 is the structural schematic diagram for another inductance stacked structure that the utility model embodiment provides；
Fig. 3 is the structural schematic diagram for another inductance stacked structure that the utility model embodiment provides.
Specific implementation mode
The utility model is described in further detail with reference to the accompanying drawings and examples.It is understood that herein
Described specific embodiment is used only for explaining the utility model, rather than the restriction to the utility model.It further needs exist for
It is bright, it illustrates only for ease of description, in attached drawing and the relevant part of the utility model rather than entire infrastructure.
Fig. 1 is a kind of structural schematic diagram for inductance stacked structure that the utility model embodiment provides.Referring to Fig. 1, this reality
The inductance stacked structure provided with new embodiment, including：Substrate 10；It is sequentially stacked on at least double layer of metal of 10 side of substrate
Layer 20, every layer of metal layer 20 include at least the first planar inductor 21；Through-hole 30, between arbitrary neighborhood two metal layers 20,
The first planar inductor 21 in different metal layer 20 is electrically connected by through-hole 30；Wherein, the thickness of through-hole 30 is more than metal layer 20
Thickness.
Substrate 10 mainly plays a part of to support the metal layer 20 in the inductance stacked structure, optionally, the material of substrate 10
For one kind in silicon, quartz, sapphire and glass.It is understood that according to actual demand, the material of other materials may be used
Material forms substrate 10.
Metal layer 20 can be formed on the substrate 10, and optionally, metal layer 20 is prepared using electroplating technology.It needs to illustrate
It is that prepare metal layer 20 only using electroplating technology be a kind of specific example provided in this embodiment, other techniques can also be passed through
Prepare metal layer 20.
In integrated circuits, there is higher requirement to the setting of inductance, both requires in integrated circuit in some applications
Inductance has higher inductance value, and requires to reduce the area of integrated circuit, so as to realize Highgrade integration.
Under normal circumstances, it in order to obtain the inductance of higher quality factor (i.e. Q values), needs the first of different metal layer 20
Planar inductor 21 with the through-hole 30 of 21 analogous shape of the first planar inductor by being electrically connected so that the first of different metal layer 20 is flat
Face inductance 21 realizes parallel connection, that is, substantially improves the thickness of inductance coil, to achieve the purpose that put forward high q-factor.But
While 20 thickness of metal layer improves, the inductance value in unit area also declines therewith.Designer is just necessary in this case
To in unit area inductance value and Q values make choice.Then, the Synchronous lifting of inductance value and Q values how is realized in equal area
As a problem.
In order to reduce the area of integrated circuit and the inductance value and quality factor of inductance can be improved, be arranged on the substrate 10 to
Lack two layers of metal layer 20 for including the first planar inductor 21, mutual inductance can be generated between each first planar inductor 21, increases inductance
Inductance value.And in order to reduce the parasitic capacitance between each first planar inductor 21, pass through between each first planar inductor 21
Through-hole 30 connects, and the thickness of through-hole 30 is more than the thickness of metal layer 20, can make to have between each first planar inductor 21 compared with
High mutual inductance, while the parasitic capacitance being greatly reduced between two metal layers, to increase the inductance stacked structure inductance value and
Quality factor.
In order to avoid there is unnecessary electricity between each metal layer 20 and between through-hole 30 and each first planar inductor 21
It connects, insulating layer can be set between each metal layer 20, insulating layer can wrap up through-hole, to prevent from going out in the inductance stacked structure
Phenomena such as existing short circuit, it is ensured that the inductance stacked structure can be with normal operation.
It should be noted that in order to maintain the quality factor of inductance, it is ensured that the electric conductivity of the inductance stacked structure, through-hole
30 can form for the metal of high conductivity.Optionally, through-hole 30 includes metal column.Illustratively, through-hole 30 is copper post.
Inductance stacked structure provided in this embodiment, by being respectively provided with the first planar inductor in each layer metal layer, and it is logical
It crosses thickness and connects each first planar inductor more than the through-hole of metal layer thickness, it can be equal in the inductance value and quality factor for keeping inductance
When higher, do not increase the area of inductance, realizes the purpose for reducing integrated circuit area.
With continued reference to Fig. 1, optionally, the first planar inductor 21 is planar spiral structures.
It should be noted that planar spiral inductor is easily integrated, it is at low cost, therefore it is plane that the first planar inductor, which can be arranged,
Helical structure.But it is only a kind of specific example provided in this embodiment that the first planar inductor, which is planar spiral structures, not pair
The limitation of the application, the first planar inductor 21 can be the planar inductors of other shapes structure.
Optionally, 21 serial or parallel connection of the first planar inductor in different metal layer 20.
The first planar inductor 21 in each layer metal layer 20 can be attached by through-hole 30 according to actual needs, and each
Can be connected in series between one planar inductor 21, can be connected in parallel can also sections in series connection, part in parallel connection.
With continued reference to Fig. 1, when each first planar inductor 21 is connected, total inductance value is each first in the inductance stacked structure
The sum of the inductance value of planar inductor 21, then when needing that inductance value is larger in the inductance stacked structure, each first planar inductor 21 can go here and there
Connection connection.
Optionally, the upright projection of the first planar inductor 21 in arbitrary neighborhood two metal layers 20 on the substrate 10 exists
It is overlapping.
When the upright projection between the first planar inductor 21 on the substrate 10, which exists, to be overlapped, each metal layer 20 can be reduced
The area of upright projection on the substrate 10 reduces the area of substrate and the inductance stacked structure, reduction integrated circuit is realized with this
The purpose of area.
Optionally, it is having the same to correspond to overlapping part for the first planar inductor 21 in arbitrary neighborhood two metal layers 20
Current direction.
When having a certain distance between the first adjacent planar inductor 21, can be generated between the first planar inductor 21
Mutual inductance has overlapping region when adjacent 21 directions electric current I having the same of the first planar inductor, and in 10 direction of vertical substrate
When, the first adjacent planar inductor 21 has the magnetic field of the same direction, will increase by the magnetic flux of the first planar inductor 21, meeting
Increase the mutual inductance inductance value between the first planar inductor 21, increases total inductance value of the inductance stacked structure.
Illustratively, setting metal layer is two layers, and the area of metal layer is identical, is long 0.68mm, wide 0.74mm
When, the thickness that each metal layer is arranged is 6 μm.Through-hole thickness in the prior art is 2 μm, and in through-hole and two metal layers
First planar inductor is completely overlapped in the upright projection of substrate, i.e. two the first planar inductor uses are similar with the first planar inductor
The through-hole of shape is realized in parallel.The present embodiment uses thickness to connect two the first planar inductors for 20 μm of through-hole series winding, exemplary
Ground, through-hole are copper post, and two the first planar inductors is made to have the electric current (reference can be made to Fig. 1) of the same direction.
Table 1 is the inductance value and quality factor of the prior art and inductance in the present embodiment.
| Long (mm) | Wide (mm) | Area (mm2) | Inductance value (nH@1GHz) | Q values (@1GHz) | |
| The prior art | 0.68 | 0.74 | 0.5032 | 1.52 | 57.9 |
| The present embodiment | 0.68 | 0.74 | 0.5032 | 3.3 | 61.7 |
Note：The unit of inductance value is nH, and measurement frequency 1GHz, representation is nH@1GHz.Q value dimensionless, measurement frequency
For 1GHz, representation is@1GHz.
Referring to table 1, compared with setting structure in the prior art, in the present embodiment, the logical of metal layer is more than by thickness
Hole, which connects the first planar inductor in each metal layer, can greatly improve inductance inductance value in inductance stacked structure, and can tie up
The quality factor for holding inductance are basically unchanged.That is, technical solution provided in this embodiment, can maintain under identical area
When the quality factor of inductance are higher, the inductance value of inductance in inductance stacked structure is improved.
When table 2 is through-hole thickness difference, the inductance value and quality factor of the prior art and inductance in the present embodiment.
Wherein, in addition to through-hole thickness, each experiment parameter is identical as each experiment parameter in table 1 in table 2.
It should be noted that the thickness of through-hole has a certain impact to the performance tool of inductance in the present embodiment.Keep above-mentioned
Parameters are constant, only change the thickness of through-hole in the present embodiment, the thickness range of through-hole determined with this, to improve inductance
The performance of stacked structure.
When change through-hole thickness when, inductance inductance value and quality factor can change, when through-hole thickness with it is existing
When the thickness of through-hole is identical in technology, although inductance inductance value can be significantly increased, since parasitic capacitance is excessive, the quality of inductance
Factor, which has, to decline to a great extent.In order to maintain inductance inductance value and quality factor to all have higher numerical value, the thickness of through-hole can be set
Thickness of the degree more than metal layer.
Therefore, in the present embodiment, the thickness that through-hole need to be arranged is more than the thickness of metal layer, is ensured with this integrated in reduction
While circuit area, higher inductance inductance value and quality factor can be maintained.
Fig. 2 is the structural schematic diagram for another inductance stacked structure that the utility model embodiment provides.It, can referring to Fig. 2
Choosing, further include the second planar inductor 22 at least one layer of metal layer 20, the second planar inductor 22 and the first planar inductor 21 are absolutely
Edge, and the second planar inductor 22 and upright projection no overlap of any first planar inductor 21 in substrate.
When there are the second planar inductor 22 when two planar inductors, can be arranged with it to be located at together in same metal layer 20
It insulate between first planar inductor 21 of one metal layer 20, so as to respectively connect other elements, corresponding work(may be implemented
Can and it reduce interference.
It should be noted that in the vertical direction of substrate 10, when the first planar inductor 21 in adjacent metal 20 is same
When with the metal layer 20 in the first planar inductor 21 and the second planar inductor 22 there are when overlapping region, can be deposited between inductance
It is interfering with each other, is influencing the performance of the inductance stacked structure.Therefore, it in order to ensure the performance of the inductance stacked structure, needs to set
It sets and corresponds between the inductance in inductance stacked structure, i.e., the planar inductor in adjacent metal 20 can be with a plane electricity
The upright projection in substrate 20 is felt in the presence of overlapping, and avoids the first planar inductor 21 in same metal layer 20 and the second plane
Inductance 22 there is a situation where with the first planar inductor 21 in adjacent metal 20 in the upright projection of substrate 10 overlapping simultaneously.
Fig. 3 is the structural schematic diagram for another inductance stacked structure that the utility model embodiment provides.It, can referring to Fig. 3
Choosing, inductance stacked structure further includes function element 40, and function element 40 is located at substrate 10 and the metal layer near substrate 10
Between 20；Function element 40 includes at least one of transistor, diode, resistance, inductance, capacitance and acoustic wave device.
It should be noted that function element 40 may be located on other positions, for example, between arbitrary two metal layers 20,
It is contemplated that function element 40 need be arranged in the preferable region of flat performance, therefore, can be disposed at substrate 10 with
Between the metal layer 20 of substrate 10.
Function element 40 can be set in inductance stacked structure, so as to realize certain preset function, Functional Unit
Part 40 can determine its concrete structure according to actual demand, function element be the elements such as transistor, capacitance or acoustic wave device only
It is the specific example of the present embodiment, this non-limitation to the application, function element can also be other elements, for example, chip etc..
Note that above are only the preferred embodiment and institute's application technology principle of the utility model.Those skilled in the art's meeting
Understand, the utility model is not limited to specific embodiment described here, can carry out for a person skilled in the art various bright
Aobvious variation is readjusted and is substituted without departing from the scope of protection of the utility model.Therefore, although passing through above example
The utility model is described in further detail, but the utility model is not limited only to above example, is not departing from
Can also include other more equivalent embodiments in the case that the utility model is conceived, and the scope of the utility model is by appended
Right determine.
Claims (10)
1. a kind of inductance stacked structure, which is characterized in that including：
Substrate；
At least two metal layers of the substrate side are sequentially stacked on, every layer of metal layer includes at least the first plane electricity
Sense；
Through-hole is located between metal layer described in two layers of arbitrary neighborhood, and first planar inductor in the different metal layers is logical
Cross the through-hole electrical connection；
Wherein, the thickness of the through-hole is more than the thickness of the metal layer.
2. inductance stacked structure according to claim 1, which is characterized in that described first in the different metal layers is flat
Face inductance serial or parallel connection.
3. inductance stacked structure according to claim 1, which is characterized in that the institute in metal layer described in two layers of arbitrary neighborhood
The upright projection of the first planar inductor on the substrate is stated in the presence of overlapping.
4. inductance stacked structure according to claim 3, which is characterized in that the institute in metal layer described in two layers of arbitrary neighborhood
It states the first planar inductor and corresponds to overlapping part current direction having the same.
5. inductance stacked structure according to claim 1, which is characterized in that further include at least one layer of metal layer
Two planar inductors, second planar inductor insulate with first planar inductor, and second planar inductor and any institute
State the upright projection no overlap of the first planar inductor on the substrate.
6. inductance stacked structure according to claim 1, which is characterized in that first planar inductor is snail knot
Structure.
7. inductance stacked structure according to claim 1, which is characterized in that the through-hole includes metal column.
8. inductance stacked structure according to claim 1, which is characterized in that further include function element, the function element
Between the metal layer positioned at the substrate and near the substrate；
The function element includes at least one of transistor, diode, resistance, inductance, capacitance and acoustic wave device.
9. inductance stacked structure according to claim 1, which is characterized in that the metal layer is prepared using electroplating technology.
10. inductance stacked structure according to claim 1, which is characterized in that the material of the substrate is silicon, quartz, indigo plant
One kind in jewel and glass.
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820525282.0U CN207993862U (en) | 2018-04-13 | 2018-04-13 | A kind of inductance stacked structure |
| KR1020207010411A KR20200052359A (en) | 2018-04-13 | 2018-09-28 | Inductor stack structure |
| JP2020538816A JP2021510935A (en) | 2018-04-13 | 2018-09-28 | Inductor laminated structure |
| PCT/CN2018/108197 WO2019196354A1 (en) | 2018-04-13 | 2018-09-28 | Inductor stack structure |
| US16/754,798 US11631516B2 (en) | 2018-04-13 | 2018-09-28 | Inductor stack structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820525282.0U CN207993862U (en) | 2018-04-13 | 2018-04-13 | A kind of inductance stacked structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN207993862U true CN207993862U (en) | 2018-10-19 |
Family
ID=63831657
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201820525282.0U Active CN207993862U (en) | 2018-04-13 | 2018-04-13 | A kind of inductance stacked structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN207993862U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108346642A (en) * | 2018-04-13 | 2018-07-31 | 安徽云塔电子科技有限公司 | A kind of inductance stacked structure |
| CN109638000A (en) * | 2019-01-29 | 2019-04-16 | 安徽安努奇科技有限公司 | A kind of integrated inductance structure and integrated circuit |
| WO2020155478A1 (en) * | 2019-01-29 | 2020-08-06 | 安徽安努奇科技有限公司 | Integrated inductor structure and integrated circuit |
-
2018
- 2018-04-13 CN CN201820525282.0U patent/CN207993862U/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108346642A (en) * | 2018-04-13 | 2018-07-31 | 安徽云塔电子科技有限公司 | A kind of inductance stacked structure |
| CN109638000A (en) * | 2019-01-29 | 2019-04-16 | 安徽安努奇科技有限公司 | A kind of integrated inductance structure and integrated circuit |
| WO2020155478A1 (en) * | 2019-01-29 | 2020-08-06 | 安徽安努奇科技有限公司 | Integrated inductor structure and integrated circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108346642A (en) | A kind of inductance stacked structure | |
| US10665380B2 (en) | Compact vertical inductors extending in vertical planes | |
| CN102782935B (en) | Integrated circuits with series-connected inductors | |
| US8276259B1 (en) | Method of constructing a differential inductor | |
| CN207993862U (en) | A kind of inductance stacked structure | |
| US10262782B1 (en) | Integrated inductor structure | |
| US20120044034A1 (en) | Symmetrical inductor | |
| JP2006511068A (en) | Integrated circuit having planar inductive components and planar inductor components | |
| US8427266B2 (en) | Integrated circuit inductor having a patterned ground shield | |
| US20120056680A1 (en) | Three Dimensional Inductor, Transformer and Radio Frequency Amplifier | |
| US9373434B2 (en) | Inductor assembly and method of using same | |
| TW201227762A (en) | Tunable inductor | |
| JP2007110129A (en) | Integrated inductor | |
| US20200211756A1 (en) | Magnetic unit | |
| KR20180102561A (en) | Skewed co-spiral inductor structure | |
| TWI459422B (en) | Semiconductor device and method of manufacturing the same | |
| KR20060115229A (en) | Inductor with plural coil layer | |
| JP2006066769A (en) | Inductor and its manufacturing method | |
| CN109638000A (en) | A kind of integrated inductance structure and integrated circuit | |
| TW200834914A (en) | Structure of inductor | |
| CN209199923U (en) | A kind of integrated inductance structure and integrated circuit | |
| US11631516B2 (en) | Inductor stack structure | |
| JP2004095777A (en) | Inductor element | |
| JP2013516782A (en) | Solenoid inductor used for frequency synthesizer in digital CMOS process | |
| CN216161574U (en) | Transformer and push-pull power amplification chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |