CN207440282U - One kind goes oblique radar echo signal processing unit - Google Patents

One kind goes oblique radar echo signal processing unit Download PDF

Info

Publication number
CN207440282U
CN207440282U CN201721409564.6U CN201721409564U CN207440282U CN 207440282 U CN207440282 U CN 207440282U CN 201721409564 U CN201721409564 U CN 201721409564U CN 207440282 U CN207440282 U CN 207440282U
Authority
CN
China
Prior art keywords
circuit
signal processing
processing unit
echo signal
radar echo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201721409564.6U
Other languages
Chinese (zh)
Inventor
唐海军
辜朝强
向静
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHENGDU GLOBAL-WAY COMMUNICATION TECHNOLOGY Co Ltd
Original Assignee
CHENGDU GLOBAL-WAY COMMUNICATION TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHENGDU GLOBAL-WAY COMMUNICATION TECHNOLOGY Co Ltd filed Critical CHENGDU GLOBAL-WAY COMMUNICATION TECHNOLOGY Co Ltd
Priority to CN201721409564.6U priority Critical patent/CN207440282U/en
Application granted granted Critical
Publication of CN207440282U publication Critical patent/CN207440282U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Abstract

The utility model is related to one kind to go oblique radar echo signal processing unit, including FPGA control circuit, and frequency dividing circuit, storage circuit, local oscillation signal interface circuit, telecommunication circuit, external interface circuit and the A/D conversion circuits being all connected with the FPGA control circuit, the A/D conversion circuits are sequentially connected IF amplifier circuit and intermediate frequency filtering circuit, and the frequency dividing circuit connects clock circuit.The device passes through integrated local oscillation signal interface circuit, telecommunication circuit, external interface circuit, simplify equipment installation, whole device operation provides reference clock by a clock circuit for system, reduce the complexity of design, reduce and introduce extra clock signal convenient for system design optimization processing, further reduce costs, reduce volume, power consumption and cost are reduced, system index easily optimizes, and system is reliable and stable.

Description

One kind goes oblique radar echo signal processing unit
Technical field
The utility model is related to a kind of signal processing apparatus, and in particular to one kind goes oblique radar echo signal processing unit.
Background technology
Oblique signal is removed, refers to that radar return signal is believed with transmitting signal by treated base band such as mixing, filtering, amplifications Number.In particular to the analog filtering of oblique signal gone to amplify, digitize, digital filtering, storage, the processing such as transmission.
Existing radar echo signal processing unit is typically to believe radar echo signal with local local vibration source through amplifying, filtering Then number phase Frequency mixing processing is carried out at data into ADC sampling conversion digital signals are carried out after low intermediate frequency signal, then filter and amplification Reason, storage and transmission.Generally use point functional unit block is handled, then the method for combined debugging again.Existing radar return Signal processing method is interconnected since its intermodule exists compared with multiplex roles, may be because low frequency or Hz noise are led when complete machine is run Signal processing and transmission is caused to generate error code, race hazard can be generated in data transmission procedure.Cause in complicated electromagnetic environment The security reliability of equipment is deteriorated, and is unfavorable for electromagnetic compatibility, now increasingly harsher to the living environment requirement of radar equipment, therefore not Suitable for engineering, therefore it is badly in need of using integrated design, and the technology of existing radar echo signal processing unit is unsatisfactory for integrating It is change, small size, low-power consumption, light-weight, the features such as easy to carry and installation.
Existing radar echo signal processing unit is only focused on algorithm, the calibration scheduling algorithm of radar signal in itself and is handled.And The functional extension of signal processing apparatus is related to seldom, essential information and work operation health status to signal processing apparatus Management is without carrying out system design.It is especially inadequate to the design shortage or optimization design of the functions such as system log management, it is unfavorable In the identification and management of more site signal processing apparatus.
Utility model content
The technical problem to be solved by the utility model is to provide one kind to remove oblique radar echo signal processing unit, the device Meet integrated, small size, low-power consumption, light-weight, the features such as easy to carry and installation.
The technical solution that the utility model solves above-mentioned technical problem is as follows:
One kind goes oblique radar echo signal processing unit, including FPGA control circuit and with the FPGA control circuit Frequency dividing circuit, storage circuit, local oscillation signal interface circuit, telecommunication circuit, external interface circuit and the A/D conversion electricity being all connected with Road, the A/D conversion circuits are sequentially connected IF amplifier circuit and intermediate frequency filtering circuit, the frequency dividing circuit connection clock electricity Road.
The beneficial effects of the utility model are:The device by integrated local oscillation signal interface circuit, telecommunication circuit, to external Mouth circuit simplifies equipment installation, and whole device operation provides reference clock by a clock circuit for system, in frequency dividing circuit After scaling down processing, reference clock is provided to oblique radar echo signal is gone to enter the sampling of A/D conversion circuits;Ginseng is provided for telecommunication circuit Examine clock;And provide master control reference clock for FPGA control circuit;Whole device only with same system clock, reduces design Complexity convenient for system design optimization processing, further reduces the cost, and the mutual of signal wire is reduced between each functional circuit unit Connection carries out subregion isolation design according to signal kinds are generated, reduces wire and cable connector quantity and line, therefore reduce body Product, reduces power consumption and cost, system index easily optimizes, and system is reliable and stable.
Based on the above technical solutions, the utility model can also do following improvement.
Further, the storage circuit includes two SPI EEPROMs storage chips and a SDRAM storage chip.
Advantageous effect using above-mentioned further scheme is:One SPI EEPROMs storage chip storage device is believed substantially Breath;Another SPIEEPROMs storage chip storage device running state information does log recording;SDRAM storage chips store thunder Up to echo base band data and image information.
Further, the external interface circuit includes RS232 serial ports and output level conversion control circuit.
Advantageous effect using above-mentioned further scheme is:RS232 serial ports is mainly used for resetting communication in the present apparatus Circuit re-reads out the data in storage circuit SDRAM storage chips, and wake-up system work again is played when being abnormal situation The effect of work.
Further, the frequency dividing circuit is integer adjustable frequency divider.
Further, the telecommunication circuit is wire communication circuit and/radio communication circuit, and is connected by telecommunication circuit Position machine.
Advantageous effect using above-mentioned further scheme is:The present apparatus can carry out remote monitoring by host computer, in real time Radar return information is read, while to the health status of equipment operation, work log is identified monitoring management, is set so as to reduce The maintenance cost that the standby later stage uses reduces manpower cost of going on business and improves work efficiency, equipment management is made to realize that modernization is long-range Real-time Monitor Management.
Description of the drawings
Fig. 1 is the utility model principle figure.
Specific embodiment
The principle and feature of the utility model are described below in conjunction with attached drawing, example is served only for explaining this practicality It is new, it is not intended to limit the scope of the utility model.
As shown in Figure 1, the utility model for existing radar echo signal processing unit technology be unsatisfactory for it is integrated, small It is volume, low-power consumption, light-weight, the features such as easy to carry and installation, it is proposed that one kind goes oblique radar echo signal processing unit, bag Include FPGA control circuit and the frequency dividing circuit being all connected with the FPGA control circuit, storage circuit, local oscillation signal interface electricity Road, telecommunication circuit, external interface circuit and A/D conversion circuits, the A/D conversion circuits are sequentially connected IF amplifier circuit in Frequency filter circuit, the frequency dividing circuit connect clock circuit.The high-frequency signal of radar return is after oblique filtering process is gone in mixing, shape Pass through intermediate frequency filtering circuit and IF amplifier circuit successively into the intermediate-freuqncy signal that frequency is 10Hz~10MHz.It is this it is extremely low in Frequency signal carries out sampling processing through 14 ADC conversion chips and just obtains available echo master data information.It is this it is extremely low in The hardware requirement that the advantages of frequency signal samples ADC is not high, and cost is reduced with stronger competitiveness convenient for engineering.
Wherein, the storage circuit includes two SPI EEPROMs storage chips and a SDRAM storage chip, by FPGA control circuit controls, a SPI EEPROMs storage chip storage device essential information, such as ID or the date of production;It is another A SPIEEPROMs storage chips storage device running state information does log recording;SDRAM storage chips store radar return Base band data and image information.
External interface circuit, to external output interface, is turned using J30J-25ZKP-2 including RS232 serial ports and output level Control circuit is changed, level is controlled to external output+3.3V control level and+5.0V.RS232 serial ports is mainly used in the present apparatus In resetting the network chip in telecommunication circuit, data in storage chip SDRAM are re-read out, plays and calls out when being abnormal situation The effect that awake system is reworked.
The input or the control information of output that FPGA control circuit generates are transferred in local oscillation signal interface circuit, as thunder Up to go tiltedly during needed for local oscillator source signal when for its into row clock, send number, configuration register etc. send data.And pass through the number It is frequency multiplication according to interface, the working condition of power amplification is transmitted.
The frequency dividing circuit is integer adjustable frequency divider, it can be achieved that integral multiple divides.
For the ease of carrying out remote monitoring, reading radar return information, while to the health status of equipment operation, work in real time Monitoring management is identified as daily record, telecommunication circuit described in the device is wire communication circuit and/radio communication circuit, and is passed through Telecommunication circuit connects host computer, and the maintenance cost of equipment later stage utilization can also be reduced by host computer, reduces manpower and goes on business into Originally improve work efficiency, equipment management is made to realize modernization remote real-time monitoring management.
The device by FMCW (CW with frequency modulation) system microwaves or millimetre-wave radar oblique signal is gone to carry out ADC samplings after Data information memory is into storage chip SDRAM, then data storage chip SDRAM and image information pass through telecommunication circuit The network port is transferred to host computer and carries out image process and analysis.When RS232 serial ports is to occurring abnormal in the equipment course of work Progress remote reset plays wake-up system and reworks.And with the purpose of two panels SPI SerialEEPROMs chips, it is a piece of due to Storage device essential information, such as ID, the date of production;Log recording is done with another storage device running state information.The device By integrated local oscillation signal interface circuit, telecommunication circuit, external interface circuit, simplify equipment installation, whole device operation by One 100MHz clock circuit provides reference clock for system, and 4 points are carried out in frequency dividing circuit is 1 to 32 integer adjustable frequency divider After frequency is handled, 25MHz reference clocks are provided to oblique radar echo signal is gone to enter the sampling of A/D conversion circuits;It is carried for telecommunication circuit For 25MHz reference clocks;And provide master control 25MHz reference clocks for FPGA control circuit;Whole device is only with same clock Reduce the complexity of design, reduce and introduce extra clock signal convenient for system design optimization processing, further reduce the cost, respectively The interconnection of signal wire is reduced between functional circuit unit, subregion isolation design is carried out according to signal kinds are generated, reduces cable Connector quantity and line, therefore volume is reduced, power consumption and cost are reduced, system index easily optimizes, and system stabilization can It leans on.
The above is only the preferred embodiment of the present invention, is not intended to limit the utility model, all in this practicality Within new spirit and principle, any modifications, equivalent replacements and improvements are made should be included in the guarantor of the utility model Within the scope of shield.

Claims (5)

1. one kind goes oblique radar echo signal processing unit, which is characterized in that including FPGA control circuit and with the FPGA Frequency dividing circuit, storage circuit, local oscillation signal interface circuit, telecommunication circuit, external interface circuit and the A/D that control circuit is all connected with Conversion circuit, the A/D conversion circuits are sequentially connected IF amplifier circuit and intermediate frequency filtering circuit, when the frequency dividing circuit connects Clock circuit.
2. according to claim 1 go oblique radar echo signal processing unit, which is characterized in that the storage circuit includes Two SPI EEPROMs storage chips and a SDRAM storage chip.
3. according to claim 2 go oblique radar echo signal processing unit, which is characterized in that the external interface circuit Including RS232 serial ports and output level conversion control circuit.
4. according to claim 1 go oblique radar echo signal processing unit, which is characterized in that the frequency dividing circuit is whole Number adjustable frequency divider.
5. according to claim 1 go oblique radar echo signal processing unit, which is characterized in that the telecommunication circuit is to have Line telecommunication circuit and/radio communication circuit, and host computer is connected by telecommunication circuit.
CN201721409564.6U 2017-10-27 2017-10-27 One kind goes oblique radar echo signal processing unit Active CN207440282U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201721409564.6U CN207440282U (en) 2017-10-27 2017-10-27 One kind goes oblique radar echo signal processing unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201721409564.6U CN207440282U (en) 2017-10-27 2017-10-27 One kind goes oblique radar echo signal processing unit

Publications (1)

Publication Number Publication Date
CN207440282U true CN207440282U (en) 2018-06-01

Family

ID=62290303

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201721409564.6U Active CN207440282U (en) 2017-10-27 2017-10-27 One kind goes oblique radar echo signal processing unit

Country Status (1)

Country Link
CN (1) CN207440282U (en)

Similar Documents

Publication Publication Date Title
CN109613491B (en) High-speed signal acquisition, storage and playback system based on FPGA
CN108494090B (en) Energy networking intelligent device and system based on block chain
CN104237905B (en) Big Dipper detector
CN104899167A (en) Portable high-speed data acquisition method based on FPGA
CN205901714U (en) S frequency channel receiving and dispatching integration treater
CN203014839U (en) 10 G error detector based on high-speed transceiver chip
CN111175601A (en) Modular functional test system
CN102004239A (en) Radar feeder standing wave protector
CN207440282U (en) One kind goes oblique radar echo signal processing unit
CN203798915U (en) Vector network analyzer
CN210347950U (en) Miniaturized multifunctional geophysical field data collector based on Internet of things
CN102551881B (en) Output power monitoring circuit of high frequency electrotome
CN208737271U (en) A kind of charging pile A8 platform simulation quantity collection system and charging pile
CN100535679C (en) Digital type alternating current-direct current partial discharge detecting method and device
CN201909847U (en) Double-channel digital signal acquisition device on basis of VXI (VME <Virtual Machine Enviroment> bus Extension for Instrumentation) interface
CN216145101U (en) Double-channel high-speed data playback device
CN201060250Y (en) Digital type alternating current-direct current local discharge testing apparatus
CN107992025A (en) A kind of test system
CN204576148U (en) A kind of microcomputer rotation speed signal device for genset
CN103546485A (en) Network card for DC600V train power supply device
CN111130545B (en) Digital-analog hybrid microsystem DAC/ADC unit loop test system
CN207689841U (en) Customer terminal equipment for network system time synchronization
CN202421267U (en) Digital multimeter based on wifi wireless transmission
CN204086550U (en) Big Dipper detector
CN206575424U (en) Calibration platform based on internet VHF frequency range frequency hopping radio set detection devices

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant