CN207067989U - Low power consumption control device - Google Patents
Low power consumption control device Download PDFInfo
- Publication number
- CN207067989U CN207067989U CN201721005649.8U CN201721005649U CN207067989U CN 207067989 U CN207067989 U CN 207067989U CN 201721005649 U CN201721005649 U CN 201721005649U CN 207067989 U CN207067989 U CN 207067989U
- Authority
- CN
- China
- Prior art keywords
- memories
- flash memory
- control device
- power consumption
- arm processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The utility model provides a kind of low power consumption control device, including:Arm processor, internal memory, FLASH memory and EMMC memories, the output of the arm processor are connected respectively with the internal memory, FLASH memory and EMMC memories;Wherein, the arm processor is IMX6 processors, and the FLASH memory is NOR FLASH memories.The utility model hardware is using core of the IMX6 processors of ARM frameworks as control device, the processor hardware platform is by the way of partly increasing income, hardware security has larger controllability compared with X86 platforms, the data of ARM mainboards are all to be stored in by binary mode in flash memory, have preferable software security;Program storage uses the NOR FLASH memories that can be performed in piece, time of file copy is few, EMMC memories have the advantages that bit wide is wider, clock frequency is higher, NOR has the characteristics of being performed in piece, copy time is greatly reduced, so that the toggle speed of system is fast;The total power consumption of control device is low.
Description
Technical field
It the utility model is related to a kind of low power consumption control device.
Background technology
With the rapid development of information technology, field of computer technology introduces the concept of processor board, this module is also
The theory of processor board is employed to accelerate the equipment time of whole set equipment;But because existing processor board uses X86 more
The non-hardware platform increased income such as platform, Windows systems, the reason of soft ware platform cause the potential tool of existing processor platform
There is the problems such as start-up course is slow, security is poor, power consumption is high, user's request configuration is cumbersome.
Need to solve that start-up course present in prior art is slow, software and hardware security is poor, power consumption is high, user customizes at present
Change the problems such as cumbersome.
Utility model content
The utility model provides a kind of low power consumption control for overcoming above mentioned problem or solving the above problems at least in part
Device.
The utility model provides a kind of low power consumption control device, including:Arm processor, internal memory, FLASH memory and
EMMC memories, the output of the arm processor are connected respectively with the internal memory, FLASH memory and EMMC memories;
Wherein, the arm processor is IMX6 processors, and the FLASH memory is NOR-FLASH memories.
Preferably, in addition to:DDR3 internal memories are saved as in described.
Preferably, the capacity of the DDR3 internal memories is 2GB.
Preferably, in addition to:Digital spc power supply;
The output of the arm processor connects the control terminal of the digital spc power supply, the digital spc power supply it is defeated
Go out and be connected respectively with the arm processor, internal memory, FLASH memory and EMMC memories.
As shown from the above technical solution, the utility model hardware uses the IMX6 processors of ARM frameworks as control device
Core, the processor hardware platform is by the way of partly increasing income, hardware security has larger controllability compared with X86 platforms,
Nonvolatile safe store function is internally integrated simultaneously and ensure that the safety features that CPU starts, and software aspects are due to ARM mainboards
Data be all to be stored in by binary mode in flash memory, outside can not replicate and X86 platforms mainly commonly use system
System or hard disk etc. are easily stolen, therefore have preferable software security in software aspects;The utility model Program stores
Use the NOR-FLASH memories that can be performed in piece, so relative to X86 platforms just reduce file copy when
Between, have the advantages that bit wide is wider, clock frequency is higher for the emmc media of conventional ARM platforms, therefore be placed on by system
The toggle speed of system can greatly be increased in NOR-FLASH;The total power consumption of control device only 4W or so, in some low-power consumption
Occasion has obvious advantage;Using increasing income, some the specific customized demand of embedded OS for client are easier
Realize, reliable (risk is controllable).
Brief description of the drawings
Fig. 1 is the theory diagram for the low power consumption control device that the embodiment of the utility model one provides.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the embodiment of the utility model is carried out
Clearly and completely describe, be easy to skilled artisan understands that the utility model.
A kind of low power consumption control device as shown in Figure 1, including:Arm processor 1, internal memory 2, the and of FLASH memory 3
EMMC memories 4, the output of the arm processor 1 connect respectively with the internal memory 2, FLASH memory 3 and EMMC memories 4
Connect;
Wherein, the arm processor 1 is IMX6 processors, and the FLASH memory 3 is NOR-FLASH memories.
As a kind of preferred embodiment, in addition to:The internal memory 2 is DDR3 internal memories.
As a kind of preferred embodiment, the capacity of the DDR3 internal memories is 2GB.
As a kind of preferred embodiment, in addition to:Digital spc power supply;
The output of the arm processor 1 connects the control terminal of the digital spc power supply, the digital spc power supply it is defeated
Go out and be connected respectively with the arm processor 1, internal memory 2, FLASH memory 3 and EMMC memories 4, to pass through arm processor 1
Control be the arm processor 1, internal memory 2, FLASH memory 3 and EMMC memories 4 power supply is provided.
The utility model hardware is using core of the IMX6 processors of ARM frameworks as control device, the processor hardware
Platform is by the way of partly increasing income, hardware security has larger controllability compared with X86 platforms, while is internally integrated non-volatile
Secure storage function ensure that the safety features that CPU starts, and software aspects are all to pass through binary system due to the data of ARM mainboards
Mode be stored in flash memory, outside can not replicate and the main common system of X86 platforms or hard disk etc. are easily stolen
Take, therefore there is preferable software security in software aspects;Existing X86 plateform systems are arranged in SATA interface hard disk, ARM
Platform is required in program will be copied to DDR again after initialization interface drives by the way of general emmc storage medium
Performed and waste the substantial amounts of time, and the NOR-FLASH storages that can be performed in piece are used in the utility model
Device, so just reduce the time of file copy relative to X86 platforms, there is bit wide for the emmc media of conventional ARM platforms
Wider, the advantages that clock frequency is higher, therefore system is being placed on to the startup speed that can greatly increase system in NOR-FLASH
Degree, while use SLC medium to also increase the reliability of system;It is general all bigger using the system power dissipation of X86 platforms, i.e.,
Making the Intel minimum module power consumption of atom series, the control device in the utility model can realize start-up course also greater than 10W
In only start necessary equipment and shield not crucial equipment, set according to the actual requirements to above-mentioned in simultaneity factor initialization procedure
Standby the characteristics of being initialized to realize the low-power consumption in start-up course;After system start completion, all equipment can lead to
Cross the mode interrupted to be waken up, the equipment not waken up can be configured to idle pulley, therefore total power consumption only 4W or so, low at some
The occasion of power consumption has obvious advantage;Because non-the increasing income property of certain operations system corresponding to X86 platforms causes some users
Customize that some specific demands are very cumbersome, complicated, here using increase income embedded OS for client some are special
Fixed customized demand is easier to realize, is reliable.
Specific case used herein is elaborated to inventive concept, and the explanation of above example is only intended to
Help understands core concept of the present utility model.It should be pointed out that for those skilled in the art, do not taking off
On the premise of from the inventive concept, any obvious modification, equivalent substitution or other improvement for being made, this should be included in
Within the protection domain of utility model.
Claims (4)
- A kind of 1. low power consumption control device, it is characterised in that including:Arm processor, internal memory, FLASH memory and EMMC storages Device, the output of the arm processor are connected respectively with the internal memory, FLASH memory and EMMC memories;Wherein, the arm processor is IMX6 processors, and the FLASH memory is NOR-FLASH memories.
- 2. device according to claim 1, it is characterised in that save as DDR3 internal memories in described.
- 3. device according to claim 2, it is characterised in that the capacity of the DDR3 internal memories is 2GB.
- 4. according to the device any one of claim 1-3, it is characterised in that also include:Digital spc power supply;The output of the arm processor connects the control terminal of the digital spc power supply, the output point of the digital spc power supply It is not connected with the arm processor, internal memory, FLASH memory and EMMC memories.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201721005649.8U CN207067989U (en) | 2017-08-12 | 2017-08-12 | Low power consumption control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201721005649.8U CN207067989U (en) | 2017-08-12 | 2017-08-12 | Low power consumption control device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN207067989U true CN207067989U (en) | 2018-03-02 |
Family
ID=61520668
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201721005649.8U Active CN207067989U (en) | 2017-08-12 | 2017-08-12 | Low power consumption control device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN207067989U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112087650A (en) * | 2020-07-27 | 2020-12-15 | 恒宇信通航空装备(北京)股份有限公司 | ARM-based graphic display control module in military airborne cockpit display system |
-
2017
- 2017-08-12 CN CN201721005649.8U patent/CN207067989U/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112087650A (en) * | 2020-07-27 | 2020-12-15 | 恒宇信通航空装备(北京)股份有限公司 | ARM-based graphic display control module in military airborne cockpit display system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9817596B2 (en) | Non-volatile memory systems and methods of managing power of the same | |
CN101620539B (en) | Method for start-up and shutdown and computer | |
TWI546818B (en) | Green nand device (gnd) driver with dram data persistence for enhanced flash endurance and performance | |
US8914594B2 (en) | Systems and methods of loading data from a non-volatile memory to a volatile memory | |
US20130166866A1 (en) | Systems and methods of performing a data save operation | |
KR102114109B1 (en) | Data storage device | |
US20230118815A1 (en) | Storage device and method of operating the storage device | |
US10649896B2 (en) | Storage device and data processing system including the same | |
WO2013095836A1 (en) | Systems and methods of performing a data save operation | |
US9996398B2 (en) | Application processor and system on chip | |
TWI711040B (en) | Method for performing power management in a memory device, associated memory device and controller thereof, and associated electronic device | |
CN106775609A (en) | System and method for reducing dormancy and recovery time | |
CN102385562A (en) | Method for interaction between computer and data | |
TWI734063B (en) | Flash memory controller, method for managing flash memory module and associated electronic device | |
CN207067989U (en) | Low power consumption control device | |
CN110727470B (en) | Hybrid nonvolatile memory device | |
KR20200137682A (en) | Memory system and operation method thereof | |
TWI559227B (en) | Computer system having two built-in operating devices that can be dynamically powered on or powered off | |
TWI738235B (en) | Method for performing resuming management, and memory device and controller thereof and electronic device | |
CN111124035B (en) | Memory system for managing free pages based on real-time clock and method of operating the same | |
US10761834B2 (en) | SSD firmware download dual boot | |
US20230035137A1 (en) | Idle power mode for external storage device | |
TWI768373B (en) | Power control method for a memory storage device and a memory storage system | |
KR20150020843A (en) | Data storage device and data processing system including the same | |
CN113835512B (en) | Power control method of memory storage device and memory storage system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |