CN206992958U - A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band - Google Patents
A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band Download PDFInfo
- Publication number
- CN206992958U CN206992958U CN201720366354.7U CN201720366354U CN206992958U CN 206992958 U CN206992958 U CN 206992958U CN 201720366354 U CN201720366354 U CN 201720366354U CN 206992958 U CN206992958 U CN 206992958U
- Authority
- CN
- China
- Prior art keywords
- semiconductor
- oxide
- metal
- drain electrode
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Rectifiers (AREA)
Abstract
This application discloses a kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band, including symmetrical V1 lateral circuits and V2 lateral circuits, the V1 lateral circuits, which include metal-oxide-semiconductor Q1, metal-oxide-semiconductor Q2, metal-oxide-semiconductor Q3 and metal-oxide-semiconductor Q4, V2 lateral circuit, includes metal-oxide-semiconductor Q5, metal-oxide-semiconductor Q6, metal-oxide-semiconductor Q7 and metal-oxide-semiconductor Q8.The beneficial effects of the utility model are:1. the utility model patent, converted in two-way DC/DC, propose how to go to control under two-way changing state and realize synchronous rectification, for LLC topological realization bi-directional synchronization rectifications, the synchronous rectification counnter attack solved under DC/DC two-way changings fills problem, simultaneously utilize bi-directional synchronization commutation technique, realize the self-regulation for time of dying well, solve LLC determine Power MOSFET under Limit States possibility not realize ZVS.This had both realized that bi-directional synchronization rectification counnter attack filled while realizes that dead band is adjusted, and substantially increased the efficiency of circuit, reliability so that LLC efficiency accomplishes to optimize, and also improves EMC problems.
Description
Technical field
It the utility model is related to a kind of converter circuit, it is specifically a kind of to be self-regulated with bi-directional synchronization rectification and dead band
Converter circuit.
Background technology
For DC/DC converters as the conversion for realizing different DC voltages, general traditional DC/DC converters are unidirectional conversion
And the DC/DC conversion of non-isolated BUCK-BOOST topologys.Now to meet energy storage, the energy makes full use of.Vehicle-mounted and,
In terms of Battery formation, there is an urgent need to traditional non-isolation type DC/DC converters, due to not possessing electricity for DC/DC two-way changings
Gas is isolated in secure context and hidden danger be present, therefore isolated form DC/DC reversible transducers turn into main study subject.
The most preferential with LLC topologys in DC/DC converters, LLC topologys have almost that gamut interior energy realizes ZVS, and in f
< fr (resonant frequency) secondary rectifying tubes can realize ZCS, and its control mode is PFM, tremble frequency pattern as born, can improve electricity
The EMC on road.It is unidirectional diode rectification mode if Fig. 1 is conventional full bridge LLCDC/DC converters.
As shown in Fig. 2 it is LLCDC/DC transducer synchronous rectifications.Traditional diode rectification, exported in low-voltage, high-current
In the case of, the ratio that the conduction loss of diode accounts for is big so that circuit efficiency is difficult to adjust, and the increase of loss brings radiating again
Difficulty adds radiating cost, it is necessary to increase corresponding cooling measure, and modularization volume is also difficult to do small, and reduces circuit
Reliability, while do not realize the function of DC/DC two-way changings.
DC/DC converters can then reduce the conduction loss that rectifying tube is brought, improve circuit effect according to synchronous rectification
Rate, radiating cost reduce, and circuit power density can also do height, while can also realize DC/DC two-way changing functions.
LLCDC/DC transducer synchronous rectifications, it brings some problems such as in f < fr, and P < Po (rated power)
Under the conditions of, synchronous rectification can bring current flowing backwards problem.Current flowing backwards problem can make it that secondary pipe occurs when turning off
Vds spikes stress and the increase of secondary turn-off power loss, while cause primary side by body diode current feedback coupled to primary side, it is former
The Reverse recovery of side pipe body diode is likely to result in primary side instantaneous short circuit, and this may cause primary side damaged tubular.This is significantly
Circuit reliability is reduced, counnter attack irrigation technology must be realized.Fig. 2 is in general LLCDC/DC synchronous rectification letter compositions.
Secondary Q5-Q8 driving is voltage between the Vds that respective tubes are detected by synchronous rectification IC, by between Vds
Voltage ratio relatively controls Q5-Q8 driving.It can only realize unidirectional DC/DC conversion, can not realize DC/DC two-way changings, and
In the presence of being possible to not realize ZVS Sofe Switch under high pressure underloading or low pressure heavy duty, this is relevant with the setting of dead time.
Mostly used for traditional LLC-DC/DC conversion and determine Power MOSFET, but for LLC, it is in low pressure
Heavy duty with high pressure underloading in the case of, it is required realize ZVS Sofe Switch time phase difference it is big, depend merely on determine dead time probably can not meet
Sofe Switch in real gamut, while determine dead time to a certain extent and have impact on circuit efficiency.
As shown in figure 3, being LLCDC/DC transducer synchronous rectifications and dead band regulation scheme, the program is entered to LLC circuits
The regulation in dead band is gone, it is realized ZVS in gamut, while realize synchronous rectification counnter attack filling.But its using
DSP algorithm is by carrying out dead band regulation in the presence of secondary power output and switching frequency f.
This can only realize DC/DC monotonic transformation functions, and the regulation in dead band is controlled using DSP, increase the complexity of control
Property, especially become in the two-way DC/DC of progress and change, it is more complicated.
Utility model content
The purpose of this utility model is to provide a kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band,
To solve the problems mentioned in the above background technology.
To achieve the above object, the utility model provides following technical scheme:
A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band, including symmetrical V1 lateral circuits and
V2 lateral circuits, the V1 lateral circuits, which include metal-oxide-semiconductor Q1, metal-oxide-semiconductor Q2, metal-oxide-semiconductor Q3 and metal-oxide-semiconductor Q4, V2 lateral circuit, includes metal-oxide-semiconductor
Q5, metal-oxide-semiconductor Q6, metal-oxide-semiconductor Q7 and metal-oxide-semiconductor Q8, metal-oxide-semiconductor Q1 drain electrode connect metal-oxide-semiconductor Q2 drain electrode, electric capacity Ca and voltage V1, MOS
Pipe Q1 drain electrode connection electric capacity Cr, metal-oxide-semiconductor Q3 drain electrode and synchronous rectification IC1, metal-oxide-semiconductor Q2 source electrode connection transformer T1 around
Group LM, metal-oxide-semiconductor Q4 drain electrode and synchronous rectification IC1, metal-oxide-semiconductor Q1 grid connection metal-oxide-semiconductor Q4 grid and drive signal Vg14,
Metal-oxide-semiconductor Q2 grid connection metal-oxide-semiconductor Q3 grid, metal-oxide-semiconductor Q17 drain electrode, diode D2 negative electrode, metal-oxide-semiconductor Q15 drain electrode,
Diode D1 negative electrode and drive signal Vg23, synchronous rectification IC1 be also connected with door U1 input, diode D1 anode and
Metal-oxide-semiconductor Q15, metal-oxide-semiconductor Q15 grid connection electric capacity C5, resistance R1 and triode Q16 source electrode, triode Q16 base stage connection
With door U1 another input and NOT gate F1 output end, DSP, diode D2 anode connection are connected with door U1 output end
Metal-oxide-semiconductor Q17 source electrode and the output end with door U2, NOT gate F2 is connected with a door U2 input, it is defeated with another of door U2
Enter end connection DSP DSP output signal Vg4, metal-oxide-semiconductor Q17 grid connection resistance R2, triode Q18 colelctor electrode and electricity
Hold C6, triode Q18 base stage connection DSP output signal Fig1, metal-oxide-semiconductor Q5 drain electrode connection metal-oxide-semiconductor Q6 drain electrode, electric capacity
Cb and voltage V2, metal-oxide-semiconductor Q7 drain electrode connection electric capacity Cb, metal-oxide-semiconductor Q8 drain electrode and synchronous rectification IC2, metal-oxide-semiconductor Q6 drain electrode connect
Meet transformer T1, metal-oxide-semiconductor Q8 drain electrode and synchronous rectification IC2, metal-oxide-semiconductor Q5 grid connection metal-oxide-semiconductor Q8 grid, diode D4
Negative electrode, metal-oxide-semiconductor Q13 drain electrode, diode D3 negative electrode, metal-oxide-semiconductor Q11 drain electrode and drive signal Vg58, metal-oxide-semiconductor Q6 grid
Pole connection metal-oxide-semiconductor Q7 grid and drive signal Vg67, synchronous rectification IC2 are also connected with and door U1 input, diode D3
Anode and metal-oxide-semiconductor Q11, metal-oxide-semiconductor Q11 grid connecting triode Q12 source electrode, triode Q12 base stage connection is with door U1's
The output end of another input and NOT gate F3, DSP, diode D4 anode connection metal-oxide-semiconductor Q13 are connected with door U3 output end
Source electrode and output end with door U4, be connected NOT gate F3 with a door U4 input, be connected with door U2 another input
DSP DSP output signal Vg2, metal-oxide-semiconductor Q13 grid connecting triode Q14 colelctor electrode, triode Q14 base stage connection
NOT gate U3 output end.
As the utility model further scheme:The triode Q16, triode Q17, triode Q12 and three poles
Pipe Q14 is N-type triode.
Compared with prior art, the beneficial effects of the utility model are:1. the utility model patent, in two-way DC/DC
Conversion, it is proposed that how to go to control under two-way changing state and realize synchronous rectification, for LLC topological realization bi-directional synchronizations
Rectification, solve the synchronous rectification counnter attack under DC/DC two-way changings and fill problem, while utilize bi-directional synchronization commutation technique, very well
The self-regulation for realizing the time of dying, solve LLC determine Power MOSFET may not realize ZVS under Limit States.This
Both realized that bi-directional synchronization rectification counnter attack filled while realizes that dead band is adjusted, and substantially increased the efficiency of circuit, reliability so that LLC
Efficiency accomplishes to optimize, and also improves EMC problems.2nd, due to (if fruit is without improved circuit, being fitted when input voltage is higher
For the occasion less than 200V), synchronous rectification IC is influenceed by voltage, proposes that a kind of high-pressure side uses body without synchronous rectification
Diode carries out rectification, increases logic control, meets circuit and is applied to high-low pressure condition, control is realized easy.
Brief description of the drawings
Fig. 1 is the circuit diagram of prior art 1.
Fig. 2 is the circuit diagram of prior art 2.
Fig. 3 is the circuit diagram of prior art 3.
Fig. 4 is circuit diagram of the present utility model.
Fig. 5 is a kind of embodiment circuit diagram of the utility model.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the embodiment of the utility model is carried out
Clearly and completely describing, it is clear that described embodiment is only the utility model part of the embodiment, rather than whole
Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not under the premise of creative work is made
The every other embodiment obtained, belong to the scope of the utility model protection.
Referring to Fig. 4, in the utility model embodiment, the utility model proposes one kind to have bi-directional synchronization rectification and dead band
The converter circuit of self-regulation, including symmetrical V1 lateral circuits and V2 lateral circuits, the V1 lateral circuits include metal-oxide-semiconductor Q1,
Metal-oxide-semiconductor Q2, metal-oxide-semiconductor Q3 and metal-oxide-semiconductor Q4, V2 lateral circuit include metal-oxide-semiconductor Q5, metal-oxide-semiconductor Q6, metal-oxide-semiconductor Q7 and metal-oxide-semiconductor Q8, metal-oxide-semiconductor Q1
Drain electrode connection metal-oxide-semiconductor Q2 drain electrode, electric capacity Ca and voltage V1, metal-oxide-semiconductor Q1 drain electrode connection electric capacity Cr, metal-oxide-semiconductor Q3 drain electrode
With synchronous rectification IC1, metal-oxide-semiconductor Q2 source electrode connection transformer T1 winding LM, metal-oxide-semiconductor Q4 drain electrode and synchronous rectification IC1,
Metal-oxide-semiconductor Q1 grid connection metal-oxide-semiconductor Q4 grid and drive signal Vg14, metal-oxide-semiconductor Q2 grid connection metal-oxide-semiconductor Q3 grid,
Metal-oxide-semiconductor Q17 drain electrode, diode D2 negative electrode, metal-oxide-semiconductor Q15 drain electrode, diode D1 negative electrode and drive signal Vg23, together
Step rectification IC1 is also connected with and door U1 input, diode D1 anode and metal-oxide-semiconductor Q15, metal-oxide-semiconductor Q15 grid connection electric capacity
C5, resistance R1 and triode Q16 source electrode, triode Q16 base stage connection and door U1 another input and NOT gate F1's
Output end, DSP, diode D2 anode connection metal-oxide-semiconductor Q17 source electrode and the output with door U2 are connected with door U1 output end
End, is connected NOT gate F2 with a door U2 input, DSP DSP output signal is connected with door U2 another input
Vg4, metal-oxide-semiconductor Q17 grid connection resistance R2, triode Q18 colelctor electrode and electric capacity C6, triode Q18 base stage connection DSP
Output signal Fig1, metal-oxide-semiconductor Q5 drain electrode connection metal-oxide-semiconductor Q6 drain electrode, electric capacity Cb and voltage V2, metal-oxide-semiconductor Q7 drain electrode connects
Meet electric capacity Cb, metal-oxide-semiconductor Q8 drain electrode and synchronous rectification IC2, metal-oxide-semiconductor Q6 drain electrode connection transformer T1, metal-oxide-semiconductor Q8 drain electrode and
Synchronous rectification IC2, metal-oxide-semiconductor Q5 grid connection metal-oxide-semiconductor Q8 grid, the drain electrode of diode D4 negative electrode, metal-oxide-semiconductor Q13, two poles
The drain electrode of pipe D3 negative electrode, metal-oxide-semiconductor Q11 and drive signal Vg58, metal-oxide-semiconductor Q6 grid connection metal-oxide-semiconductor Q7 grid and driving
Signal Vg67, synchronous rectification IC2 be also connected with door U1 input, diode D3 anode and metal-oxide-semiconductor Q11, metal-oxide-semiconductor Q11's
Grid connecting triode Q12 source electrode, triode Q12 base stage connection and the output of door U1 another input and NOT gate F3
End, DSP, diode D4 anode connection metal-oxide-semiconductor Q13 source electrode and the output end with door U4 are connected with door U3 output end, with
Door U4 input connection NOT gate F3, DSP DSP output signal Vg2, MOS are connected with door U2 another input
Pipe Q13 grid connecting triode Q14 colelctor electrode, triode Q14 base stage connection NOT gate U3 output end.
Triode Q16, triode Q17, triode Q12 and triode Q14 are N-type triode.
Operation principle of the present utility model is:Due to being DC/DC reversible transducers, so for two-way, one mark of setting
Will position signal Fig1, it is different to flag signal Fig1 amplitudes by the different direction that works, by taking low and high level as an example.
When being operated in V1 → V2 such as circuit, Fig1=0;When being operated in V2 → V1, Fig1=1;Synchronous rectification IC uses IR
Company or ON series can, its principle is;Vd < Vs, export high level;Vd>Vs, export low level.With Q3, Q8 pipes
It is identical as analysis object, Q4, the operation principle and Q3, Q8 of Q7 pipes.
1:It is operated under the conditions of V1 → V2, DSP judges, provides Fig1=0.
In V1 sides, Q16 conductings, Q15 shut-offs, Q17 conductings, Q18 shut-offs;Vg14 and Vg23 drivings are directly sent by DSP.Q3
Pipe detects Vd>Vs, Vg6 are low level, and Vg23 drive signals follow Vg5, and Vg5 signals follow the Vg4 signals that DSP is sent.
Assuming that at a time Q1, Q4 shut-off, Q2, Q3 driving do not arrive also, V1 sides current stream, electric current through Q2, Q3's
Body diode circulates, and synchronous rectification IC detects that Q3D-S both end voltage Vd < Vs, Vg6 are high level, and Vg6 is led through diode D1
Logical, Vg6 drives through diode D1 directly to Q2, Q3 for high level so that Q2, Q3 pipe turn at once after ZVS is realized.
Vg6 is passed through with the non-gate signals of Fig1 and is exported high level to DSP with door, and DSP captures high level, sends Vg4 signals, Q2, Q3 at once
Pipe is driven, and realizes and flows through Q2 in electric current, and in Q3 body diodes to electric current to zero that time, the Vg4 signals that DSP is sent can be stood
Take over Vg6 signals quarter.
In V2 sides, Q12 shut-offs, Q11 conductings, detection Q8 pipe D-S both end voltages Vs>Vd, Vg1 are high level;Q14 is opened
Logical, Q13 shut-offs, Vg3 is low level;Vg58 drive signal follows Vg1.2:It is operated under the conditions of V2 → V1, DSP judges, gives
Go out Fig1=1.
In V2 sides, Q12 conductings, Q11 shut-offs, Q14 shut-offs, Q13 conductings;Vg58 and Vg67 drivings are directly sent by DSP.Q8
Pipe detects Vd>Vs, Vg1 are low level, and Vg58 drive signals follow Vg3, and Vg3 signals follow the Vg2 signals that DSP is sent.
Assuming that at a time Q6, Q7 shut-off, Q5, Q8 driving do not arrive also, V2 sides current stream, electric current through Q5, Q8's
Body diode circulates, and synchronous rectification IC detects that Q8D-S both end voltage Vd < Vs, Vg1 are high level, and Vg1 is led through diode D3
Logical, Vg1 drives through diode D3 directly to Q8, Q8 for high level so that Q5, Q8 pipe turn at once after ZVS is realized.
Vg1 is passed through with Fig1 signals and is exported high level to DSP with door, and DSP captures high level, sends Vg2 signals, Q5, Q8 pipes at once
Driving, realize and flow through Q5 in electric current, in Q8 body diodes to electric current to zero that time, the Vg2 signals that DSP is sent can connect at once
For Vg1 signals.
In V1 sides, Q16 shut-offs, Q15 conductings, detection Q3 pipe D-S both end voltages Vs>Vd, Vg6 are high level;Q18 is opened
Logical, Q17 shut-offs, Vg5 is low level;Vg23 drive signal follows Vg6.
In the case where low voltage is less than the occasion of 200V work, Fig. 4 circuit control strategies are carried out, to DC/DC two-way changings
LLC, solve its electric current and pour in down a chimney, and solve the problems, such as that possibility of the LLC in the case where determining dead zone function does not realize Sofe Switch, using automatic
Dead band is adjusted, it can realize ZVS Sofe Switch in gamut, circuit efficiency is improved.Signal control, energy are participated in using dsp software
Flexibly control two-way operation mode.
As shown in figure 5, it is another embodiment of the present utility model.Because synchronous rectification IC is limited by I/O voltages
System, in high pressure occasion, synchronous rectification is not carried out in high-pressure side, and from the pipe that body diode reverse recovery time is short, this is to efficiency
Can have an impact, but control relative to simplicity more.By carrying out voltage detecting to high-pressure side, the signal and mark of voltage will be detected
Position signal Fig1 carries out logical conversion so that under OV=0, Fig1=1, this state, Q=0, other states Q=1.Other
Part is identical with Fig. 4 embodiment part.
It is obvious to a person skilled in the art that the utility model is not limited to the details of above-mentioned one exemplary embodiment, and
And in the case of without departing substantially from spirit or essential attributes of the present utility model, it can realize that this practicality is new in other specific forms
Type.Therefore, no matter from the point of view of which point, embodiment all should be regarded as exemplary, and is nonrestrictive, this practicality is new
The scope of type limits by appended claims rather than described above, it is intended that the equivalency fallen in claim is contained
All changes in justice and scope are included in the utility model.Any reference in claim should not be considered as limitation
Involved claim.
Moreover, it will be appreciated that although the present specification is described in terms of embodiments, not each embodiment is only wrapped
Containing an independent technical scheme, this narrating mode of specification is only that those skilled in the art should for clarity
Using specification as an entirety, the technical solutions in the various embodiments may also be suitably combined, forms those skilled in the art
It is appreciated that other embodiment.
Claims (2)
1. a kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band, including symmetrical V1 lateral circuits and V2
Lateral circuit, it is characterised in that the V1 lateral circuits include metal-oxide-semiconductor Q1, metal-oxide-semiconductor Q2, metal-oxide-semiconductor Q3 and metal-oxide-semiconductor Q4, V2 lateral circuit bag
Include metal-oxide-semiconductor Q5, metal-oxide-semiconductor Q6, metal-oxide-semiconductor Q7 and metal-oxide-semiconductor Q8, metal-oxide-semiconductor Q1 drain electrode connection metal-oxide-semiconductor Q2 drain electrode, electric capacity Ca and electricity
Press V1, metal-oxide-semiconductor Q1 drain electrode connection electric capacity Cr, metal-oxide-semiconductor Q3 drain electrode and synchronous rectification IC1, metal-oxide-semiconductor Q2 source electrode connection transformation
Device T1 winding LM, metal-oxide-semiconductor Q4 drain electrode and synchronous rectification IC1, metal-oxide-semiconductor Q1 grid connection metal-oxide-semiconductor Q4 grid and driving
Signal Vg14, metal-oxide-semiconductor Q2 grid connection metal-oxide-semiconductor Q3 grid, metal-oxide-semiconductor Q17 drain electrode, diode D2 negative electrode, metal-oxide-semiconductor
Q15 drain electrode, diode D1 negative electrode and drive signal Vg23, synchronous rectification IC1 are also connected with and door U1 input, diode
D1 anode and metal-oxide-semiconductor Q15, metal-oxide-semiconductor Q15 grid connection electric capacity C5, resistance R1 and triode Q16 source electrode, triode Q16
Base stage connection with door U1 another input and NOT gate F1 output end, DSP, diode D2 are connected with door U1 output end
Anode connection metal-oxide-semiconductor Q17 source electrode and output end with door U2, NOT gate F2 is connected with a door U2 input, with door U2
Another input connection DSP DSP output signal Vg4, metal-oxide-semiconductor Q17 grid connection resistance R2, triode Q18
Colelctor electrode and electric capacity C6, triode Q18 base stage connection DSP output signal Fig1, metal-oxide-semiconductor Q5 drain electrode connection metal-oxide-semiconductor Q6
Drain electrode, electric capacity Cb and voltage V2, metal-oxide-semiconductor Q7 drain electrode connection electric capacity Cb, metal-oxide-semiconductor Q8 drain electrode and synchronous rectification IC2, MOS
Pipe Q6 drain electrode connection transformer T1, metal-oxide-semiconductor Q8 drain electrode and synchronous rectification IC2, metal-oxide-semiconductor Q5 grid connects metal-oxide-semiconductor Q8's
Grid, diode D4 negative electrode, metal-oxide-semiconductor Q13 drain electrode, diode D3 negative electrode, metal-oxide-semiconductor Q11 drain electrode and drive signal
Vg58, metal-oxide-semiconductor Q6 grid connection metal-oxide-semiconductor Q7 grid and drive signal Vg67, synchronous rectification IC2 is also connected with defeated with door U1
Enter end, diode D3 anode and metal-oxide-semiconductor Q11, metal-oxide-semiconductor Q11 grid connecting triode Q12 source electrode, triode Q12 base
Pole connects and door U1 another input and NOT gate F3 output end, and DSP, diode D4 sun are connected with door U3 output end
Pole connection metal-oxide-semiconductor Q13 source electrode and the output end with door U4, NOT gate F3 is connected with a door U4 input, another with door U2
One input connection DSP DSP output signal Vg2, metal-oxide-semiconductor Q13 grid connecting triode Q14 colelctor electrode, three poles
Pipe Q14 base stage connection NOT gate U3 output end.
2. the converter circuit according to claim 1 being self-regulated with bi-directional synchronization rectification and dead band, it is characterised in that
The triode Q16, triode Q17, triode Q12 and triode Q14 are N-type triode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720366354.7U CN206992958U (en) | 2017-04-10 | 2017-04-10 | A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720366354.7U CN206992958U (en) | 2017-04-10 | 2017-04-10 | A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band |
Publications (1)
Publication Number | Publication Date |
---|---|
CN206992958U true CN206992958U (en) | 2018-02-09 |
Family
ID=61421459
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201720366354.7U Withdrawn - After Issue CN206992958U (en) | 2017-04-10 | 2017-04-10 | A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN206992958U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107070237A (en) * | 2017-04-10 | 2017-08-18 | 深圳市永联科技股份有限公司 | A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band |
CN108631599A (en) * | 2018-05-18 | 2018-10-09 | 邵子腾 | A kind of message blind controller system |
-
2017
- 2017-04-10 CN CN201720366354.7U patent/CN206992958U/en not_active Withdrawn - After Issue
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107070237A (en) * | 2017-04-10 | 2017-08-18 | 深圳市永联科技股份有限公司 | A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band |
CN107070237B (en) * | 2017-04-10 | 2020-07-07 | 深圳市永联科技股份有限公司 | Converter circuit with bidirectional synchronous rectification and dead-zone self-regulation |
CN108631599A (en) * | 2018-05-18 | 2018-10-09 | 邵子腾 | A kind of message blind controller system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102201739B (en) | Symmetrical half-bridge LLC resonant bidirectional DC-DC converter | |
CN101345487B (en) | Primary sampling current controlled synchronous commutation driving circuit | |
CN202034903U (en) | Soft switching pressure rising direct current to direct current (DC-DC) convertor | |
CN105305829B (en) | The unidirectional DC DC converters of current mode and symmetric double PWM add phase-shifting control method | |
CN104506040B (en) | Dual-PWM and phase-shifting control method with the same duty ratio | |
CN103872920B (en) | The leakage inductance electric current direct slop control method of isolated two-way three-level converter | |
CN100353654C (en) | Cascading bidirectional DC-DC converter | |
CN113691140B (en) | Control method for bidirectional synchronous rectification control device of LLC converter | |
CN104836466A (en) | 60-degree coordinate system-based three-phase VIENNA rectifier and control method | |
CN109525119A (en) | A kind of LLC resonant converter using synchronous rectification control method | |
CN102969898B (en) | Low-voltage wide-input three-level full-bridge converter and control method thereof | |
CN104917412A (en) | Single stage power factor correction phase-shift full bridge topology circuit | |
CN105680699B (en) | Suitable for new energy direct current grid-connected High Efficiency DC Converter and its control method | |
CN106787757A (en) | A kind of CLTCL resonance DCs converter | |
CN100358227C (en) | Zero voltage switch three lever double tube positive exciting DC converter with clamp diode | |
CN104135159B (en) | A kind of change dead band adjustment control method of phase-shifted full-bridge converter | |
CN206992958U (en) | A kind of converter circuit being self-regulated with bi-directional synchronization rectification and dead band | |
CN105871219A (en) | Auxiliary pipe voltage clamp type soft switching push-pull direct-current converter | |
CN106877677B (en) | Converter control circuit with bidirectional synchronous rectification and dead-zone self-regulation | |
CN200990558Y (en) | Soft switch zero ripple bidirectional DC/DC non-isolating converter | |
CN101388611A (en) | Secondary sampling current control synchronous rectifying driver circuit | |
CN209170230U (en) | DC-DC Switching Power Supply based on synchronous rectification mode | |
CN108964467A (en) | Combined type resonant full bridge Zero Current Switch DC converter and its control method | |
CN110266191A (en) | A kind of Sofe Switch type two-way series controlled resonant converter and its permanent gain control method | |
CN109302078A (en) | DC-DC Switching Power Supply based on synchronous rectification mode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
AV01 | Patent right actively abandoned | ||
AV01 | Patent right actively abandoned |
Granted publication date: 20180209 Effective date of abandoning: 20200707 |