CN206757606U - PXIe bus-systems controllers - Google Patents

PXIe bus-systems controllers Download PDF

Info

Publication number
CN206757606U
CN206757606U CN201720364252.1U CN201720364252U CN206757606U CN 206757606 U CN206757606 U CN 206757606U CN 201720364252 U CN201720364252 U CN 201720364252U CN 206757606 U CN206757606 U CN 206757606U
Authority
CN
China
Prior art keywords
pxie
interface
bus
module
control mainboard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201720364252.1U
Other languages
Chinese (zh)
Inventor
张永
何佼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sichuan Maidi Information Technology Co Ltd
Original Assignee
Sichuan Maidi Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sichuan Maidi Information Technology Co Ltd filed Critical Sichuan Maidi Information Technology Co Ltd
Priority to CN201720364252.1U priority Critical patent/CN206757606U/en
Application granted granted Critical
Publication of CN206757606U publication Critical patent/CN206757606U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model discloses a kind of PXIe bus-systems controllers, including:Control mainboard;The data processing module being arranged in control mainboard;The control mainboard is connected by PXI e interface thereon with first bus slot of PXIe case back plates, to realize the system administration to functional module in other bus slots on PXIe case back plates.The utility model provides a kind of PXIe bus-systems controllers, it passes through the cooperation of control mainboard and data processing module, original system controller is changed into the independent computer that can do information processing, so that when based on PXIe bus automatization test systems, can be without other external computers, physical installation is reliable and stable, easy to operate, data resource management is reasonable, economizes on resources.

Description

PXIe bus-systems controllers
Technical field
It the utility model is related to a kind of system controller used under automatic test case.More specifically, this practicality It is new to be related to a kind of PXIe bus-systems controllers being used in the case of PXIe automatic tests.
Background technology
The newest virtual instrument interface bus that PXIe buses are issued as international PXI System Committees, is following Virtual instrument The trend and direction of device technology development.PXIe automatization test systems generally use external controller test system is to realize.
And when using external controller PXIe test systems now, it must be inserted in main control computer based on PCIe buses Control module, the control module based on PXIe buses is inserted in Slot1 (being commonly called as zero groove) position of PXIe cabinets, then two Control module is linked by private cable, so as to realize computer to the control of other functional cards inserted in PXIe cabinets System, such as Application No. 201010597466.6, the prior art of entitled PXI e slot controller, it is automated in PXIe It is to realize that the bridge data between computer and PXIe cabinets communicates by PXI e slot controller in test system, and then realizes Resource management to being connected to instrument or module on PXI case back plates, therefore it plays a part of being function served as bridge, the grooves of PXIe zero Controller does not make any data analysis or flow management and control in itself, and use is extremely inconvenient, and waste of resource.
Utility model content
A purpose of the present utility model is that solve at least the above and/or defect, and provides and at least will be described later The advantages of.
The utility model also has a purpose to be to provide a kind of PXIe bus-systems controllers, and it passes through control mainboard and number According to the cooperation of processing module, original system controller is changed into the independent computer that can do information processing so that based on , can be without other external computers during PXIe bus automatization test systems, physical installation is reliable and stable, easy to operate, data Resource management is reasonable, economizes on resources.
In order to realize according to these purposes of the present utility model and further advantage, there is provided a kind of PXIe bus systems control Device, including:
Control mainboard;
The data processing module being arranged in control mainboard;
The control mainboard is connected by PXI e interface thereon with first bus slot of PXIe case back plates, with reality Now to the system administration of other bus slot functional modules on PXIe case back plates.
Preferably, wherein, on-site programmable gate array FPGA is additionally provided with the control mainboard and is communicated with The interface of connection expands module, and the interface expands module and is communicatively connected to data processing module.
Preferably, wherein, the interface expansion module is configured as can be with multiple interface groups of peripheral hardware connection communication, institute Stating multiple interface groups includes:Digital information transmission group, data information transfer group and network information transfer group;
Wherein, the digital information transmission group includes a high-definition digital display interface DP, and a digital visual interface DVI;
The data information transfer group includes a data communication interface DB9, the interfaces of at least two UCB 3.0 and at least four The interfaces of UCB 2.0;
The network information transfer group includes the network interface of at least two 1,0/1,00/,100,000,000.
Preferably, wherein, the data processing module is configured as the computer mould using COM Express interfaces Block, SSD hard disks are also associated with the computer module.
Preferably, wherein, the data processing module is configured as communicating the microprocessor CPU and HM86 of connection Chipset, internal memory DDR3 is also associated with the CPU.
Preferably, wherein, the HM86 chipsets realize PCIE Link-Switch work(by PCIE SWITCH chips Can, so as to realize the management to other PXIe bus modules in PXIe cabinets.
Preferably, wherein, Ethernet electricity is turned by PCIE between the data processing module and network information transfer group Road and then connection.
The utility model comprises at least following beneficial effect:PXIe bus-systems controllers of the present utility model are as PXI The control module of bus Auto-Test System, it is by the cooperation of control mainboard and data processing module, for realizing to all The resource management of instrument module, while be also the environment of testing system software operation, realize that tester module workflow is program control System and Data Analysis Services, while original Zero greeve controller is changed into the independent computer that can do information processing so that , can be without other external computers during PXIe automatization test systems, easy to operate, data resource management is reasonable, economizes on resources.
Further advantage, target and feature of the present utility model embody part by following explanation, and part will also pass through Research of the present utility model and practice are understood by the person skilled in the art.
Brief description of the drawings
Fig. 1 is the structured flowchart of PXIe bus-systems controllers in one embodiment of the present utility model;
Fig. 2 is the structured flowchart of PXIe bus-systems controllers in another embodiment of the present utility model;
Fig. 3 is the structure composition block diagram of PXIe bus-systems controllers in one embodiment of the present utility model;
Each module of PXIe bus-systems controllers always connects block diagram in Fig. 4 one embodiment of the present utility model;
Fig. 5 is the partial enlarged drawing in A portions in Fig. 4;
Fig. 6 is the partial enlarged drawing in B portions in Fig. 4;
Fig. 7 is the partial enlarged drawing in C portions in Fig. 4;
Fig. 8 is the partial enlarged drawing in D portions in Fig. 4;
Fig. 9 is the partial enlarged drawing in E portions in Fig. 4;
Figure 10 is the partial enlarged drawing in F portions in Fig. 4;
Figure 11 is the partial enlarged drawing in G portions in Fig. 4;
Figure 12 is the partial enlarged drawing in H portions in Fig. 4.
Embodiment
The utility model is described in further detail below in conjunction with the accompanying drawings, to make those skilled in the art with reference to explanation Book word can be implemented according to this.
It should be appreciated that such as " having ", "comprising" and " comprising " term used herein do not allot one or more The presence or addition of individual other elements or its combination.
Fig. 1-12 is shown according to a kind of way of realization of PXIe bus-systems controllers of the present utility model, wherein wrapping Include:Control mainboard 1, it is as bottom plate, to provide installing plate for other modules in equipment,;
The data processing module 2 being arranged in control mainboard, it is used for the function of integrated processor on the controller, so that Its function need not connect other computers equivalent to computer in test;
The control mainboard by PXI e interface 3 thereon and PXIe case back plate (not shown) one of them (such as the One) bus slot connection, it realizes being directly connected to for controller PXIe case back plates, reduces cable in computer and PXIe By Zero greeve controller and the bridge joint of cable between cabinet, to realize to other bus slot function moulds on PXIe case back plates The system administration of block.Cooperation using this scheme by control mainboard and data processing module, for realizing to all instrument The resource management of device module, while be also the environment of testing system software operation, realize tester module WorkFlow Managerment And Data Analysis Services, while original Zero greeve controller is changed into the independent computer that can do information processing so that During PXIe automatization test systems, can need not other external computers, have it is easy to operate, data resource management is reasonable, save The benefit of resource.Also, this mode is a kind of explanation of preferred embodiments, but is not limited thereto.Implementing this reality With it is new when, appropriate replacement and/or modification can be carried out according to user's demand.
As shown in Figure 1-2, in another example, on-site programmable gate array FPGA is additionally provided with the control mainboard 4 and communicate with connection interface expand module 5, it is used to be connected with peripheral hardware, realize data communicate, and the interface expansion Module is communicatively connected to data processing module.Using this scheme by FPGA just and communicate with connection interface expand module Cooperation, realize and other buses of PCIE cabinets communicated with the data between peripheral hardware and data processing module, realize tester Device module WorkFlow Managerment and Data Analysis Services, having can good, the workable benefit of implementation result.Also, This mode is a kind of explanation of preferred embodiments, but is not limited thereto., can be according to use when implementing the utility model Person's demand carries out appropriate replacement and/or modification.
As shown in Figure 1-2, in another example, the interface expansion module is configured as can be with peripheral hardware connection communication Multiple interface groups, the multiple interface group include:Digital information transmission group, data information transfer group and network information transfer group;
Wherein, the digital information transmission group includes a high-definition digital display interface DP 6, and a digital visual interface DVI 7, its can external DVI turn VGA joint;
The data information transfer group includes a data communication interface DB9 8, its can be arranged as required into rs232 or Rs485 interfaces, the interfaces 9 of at least two UCB 3.0 and the interfaces 10 of at least four UCB 2.0;
The network information transfer group includes the network interface 11 of at least two 1,0/1,00/,100,000,000.It is total to cause to use this scheme Linear control system device adapts to different use needs, has been provided simultaneously with computer and the mesh for realizing data communication is connected with peripheral hardware , adaptable strong, the good benefit of stability.Also, this mode is a kind of explanation of preferred embodiments, but not It is confined to this.When implementing the utility model, appropriate replacement and/or modification can be carried out according to user's demand.
As shown in Figure 1-2, in another example, the data processing module is configured as using COMExpress interfaces Computer module, be also associated with SSD hard disks 12 on the computer module.Counted using this scheme using COM Express Core of the basic version of calculation machine module as global design, with realize support plate extension framework, have can implementation result it is good, it is operable Strong, the stability good person's benefit of property.Also, this mode is a kind of explanation of preferred embodiments, but is not limited thereto. When implementing the utility model, appropriate replacement and/or modification can be carried out according to user's demand.
In another example, the data processing module be configured as communicating connection microprocessor CPU 13 and HM86 chipsets 14, internal memory DDR3 15 is also associated with the CPU.Set using the data processing module hardware in this scheme Meter is using core of the combination of CPU 13 and HM86 chipsets as global design, and to realize the framework of support plate extension, having can Implementation result is good, workable, the good benefit of stability.Also, this mode is a kind of explanation of preferred embodiments, But it is not limited thereto.When implementing the utility model, appropriate replacement and/or modification can be carried out according to user's demand.
As shown in Figure 1-2, in another example, the HM86 chipsets are realized by PCIE SWITCH16 chips PCIE Link-Switch functions, so as to realize the management to other PXIe bus modules in PXIe cabinets.Use this scheme with The matching of the interface and EBI on PXIE backboards of control mainboard is realized, it is direct-connected to reduce the use of falling of cable connection Mode data communication efficiency is more preferable, and having can good, the workable benefit of implementation result.Also, this mode is A kind of explanation of preferred embodiments, but be not limited thereto.When implementing the utility model, can be fitted according to user's demand When replacement and/or modification.
As shown in Figure 1-2, in another example, pass through between the data processing module and network information transfer group PCIE turns ethernet circuit 17 and then connected, and its interface can use RJ45 interfaces, to realize the expansion of interface.Using this scheme So that its interface module is mutually matched, and it is good with adaptability, can the good benefit of implementation result.Also, this mode is only It is a kind of explanation of preferred embodiments, but is not limited thereto.When implementing the utility model, can be carried out according to user's demand Appropriate replacement and/or modification.
Number of devices and treatment scale described herein are for simplifying explanation of the present utility model.To the utility model The applications of PXIE bus-systems controllers, modifications and variations will be readily apparent to persons skilled in the art.
Although embodiment of the present utility model is disclosed as above, it is not restricted in specification and embodiment Listed utilization.It can be applied to various suitable fields of the present utility model completely.For those skilled in the art, Other modification is easily achieved.Therefore under the universal limited without departing substantially from claim and equivalency range, this reality Specific details is not limited to new and shown here as the legend with description.

Claims (7)

  1. A kind of 1. PXIe bus-systems controllers, it is characterised in that including:
    Control mainboard;
    The data processing module being arranged in control mainboard;
    The control mainboard is connected by PXI e interface thereon with first bus slot of PXIe case back plates, with realization pair On PXIe case back plates in other bus slots functional module system administration.
  2. 2. PXIe bus-systems controllers as claimed in claim 1, it is characterised in that be additionally provided with the control mainboard existing Field programmable gate array FPGA and the interface expansion module for communicating with connection, and the interface is expanded module and is communicatively connected to Data processing module.
  3. 3. PXIe bus-systems controllers as claimed in claim 2, it is characterised in that the interface is expanded module and is configured as It can include with multiple interface groups of peripheral hardware connection communication, the multiple interface group:Digital information transmission group, data information transfer group And network information transfer group;
    Wherein, the digital information transmission group includes a high-definition digital display interface DP, and a digital visual interface DVI;
    The data information transfer group includes a data communication interface DB9, the interfaces of at least two UCB 3.0 and at least four UCB 2.0 interface;
    The network information transfer group includes the network interface of at least two 1,0/1,00/,100,000,000.
  4. 4. PXIe bus-systems controllers as claimed in claim 1, it is characterised in that the data processing module is configured as Using the computer module of COM Express interfaces, SSD hard disks are also associated with the computer module.
  5. 5. PXIe bus-systems controllers as claimed in claim 1, it is characterised in that the data processing module is configured as The microprocessor CPU and HM86 chipsets of connection are communicated, internal memory DDR3 is also associated with the CPU.
  6. 6. PXIe bus-systems controllers as claimed in claim 5, it is characterised in that the HM86 chipsets pass through PCIE SWITCH chips realize PCIE Link-Switch functions, so as to realize the management to other PXIe bus modules in PXIe cabinets.
  7. 7. PXIe bus-systems controllers as claimed in claim 1, it is characterised in that the data processing module is believed with network Ethernet circuit is turned and then connection by PCIe between breath transmission group.
CN201720364252.1U 2017-04-10 2017-04-10 PXIe bus-systems controllers Expired - Fee Related CN206757606U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201720364252.1U CN206757606U (en) 2017-04-10 2017-04-10 PXIe bus-systems controllers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201720364252.1U CN206757606U (en) 2017-04-10 2017-04-10 PXIe bus-systems controllers

Publications (1)

Publication Number Publication Date
CN206757606U true CN206757606U (en) 2017-12-15

Family

ID=60613488

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201720364252.1U Expired - Fee Related CN206757606U (en) 2017-04-10 2017-04-10 PXIe bus-systems controllers

Country Status (1)

Country Link
CN (1) CN206757606U (en)

Similar Documents

Publication Publication Date Title
CN104838373B (en) For the devices, systems, and methods of multiple calculate node management based on single microcontroller
CN204065979U (en) One exempts from instrument dismounting PCIE adapter
CN105335548B (en) A kind of MCU emulation mode for ICE
CN201743667U (en) Plug-in monitor
CN107111546A (en) For producing the system and method across core breakpoint in multi-core micro controller
CN103092810A (en) Processor with programmable virtual ports
CN103176913B (en) Hard disk method for mapping dynamically and the server applying it
CN108536568A (en) A kind of server system and mainboard
US20030065842A1 (en) Priority transaction support on the PCI-X bus
CN106842152A (en) Airborne fire control radar online system failure diagnosis
CN205844977U (en) A kind of computer based on 1500A processor of soaring controls mainboard and computer
CN205563550U (en) KVM module of PS2 interface based on soft nuclear of microblaze
CN208538025U (en) A kind of server for supporting 10 hot-plug hard disks
CN206757606U (en) PXIe bus-systems controllers
CN206039399U (en) Embedded hardware systems with debugging facility
CN105824682B (en) A kind of monitoring method of virtual machine, device and system
Rao et al. Implementation of AMBA compliant Memory Controller on a FPGA
CN203133695U (en) BMC (backboard management controller) card based on AST2300 control chip
CN207008599U (en) A kind of server master board test board
CN203102076U (en) Extension motherboard and extension system
CN205656617U (en) SoC's peripheral hardware system
CN103294632B (en) A kind of bus support plate, data interaction system, data processing method and device
CN207008014U (en) A kind of test board of server logic Control card
CN206378852U (en) A kind of Multifunctional test equipment
CN102110039A (en) Method for enabling management module main chip of blade server to work under low-temperature environment

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20171215

Termination date: 20190410