CN206585544U - A kind of double receipts optical modules based on CFP LR4 - Google Patents
A kind of double receipts optical modules based on CFP LR4 Download PDFInfo
- Publication number
- CN206585544U CN206585544U CN201720326308.4U CN201720326308U CN206585544U CN 206585544 U CN206585544 U CN 206585544U CN 201720326308 U CN201720326308 U CN 201720326308U CN 206585544 U CN206585544 U CN 206585544U
- Authority
- CN
- China
- Prior art keywords
- clock
- light
- circuit
- cfp
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Optical Communication System (AREA)
Abstract
The utility model discloses a kind of double receipts optical modules based on CFP LR4, including power module and light-receiving component, the light-receiving component is connected with Gearbox control units and MCU units, the light-receiving component includes clock recovery circuitry and data decision circuit, the clock recovery circuitry includes the phase detectors being sequentially connected, charge pump, loop filter, voltage controlled oscillator, the voltage controlled oscillator is connected composition closed loop phase lock ring with the phase-frequency detector, the clock recovery circuitry also includes clock aligner, the clock aligner is connected with input and voltage controlled oscillator respectively.Clock recovery circuitry adjusts the phase of clock using closed loop feedback, makes to reach optimal sampling instant.Clock data recovery circuit possesses latches ability immediately, and relatively low stand-by period, higher phase jitter tolerance limit, optical receiver sensitivity is higher, it is easier to realized by method for digitizing, cost is lower.
Description
Technical field
The utility model is related to fiber optic communication field, specifically, is a kind of double receipts optical modules based on CFP LR4.
Background technology
The double optical modules of receiving of 100G CFP are mainly having 10*10G short distances on the market（100m）The MMF LAN interface of interconnection
, 4*28G short-distance and medium-distance（3Km/10Km/40Km）SMF LAN interface, the 10G copper cash copper interfaces of interconnection.At present, market
On have CFP 1310nm double receipts optical modules, sensitivity is less than -10.6dBm, Mux-REG-Dmux is all used in module, by 1
Road signal demultiplex is 4 tunnels, by receiving device, is divided into 4 tunnels（4*28G）Per road wave band be 1295.56nm, 1300.05nm,
Every road signal, is then transferred in the chip of module, passes through electrical interface by 1304.58nm, 1309.14nm by HW High Way
By 4 tunnels（4*28G）Signal decomposition can transmit no data for a long time into 10*10G signals in the case of prolonged high/low temperature
Packet loss phenomenon.But, the power consumption of double receipts optical modules of in the market is between 7-8W, and receiving sensitivity is not high.
Utility model content
The purpose of this utility model is to provide a kind of double receipts optical modules based on CFP LR4, for solving prior art
In double receive the problem of optical module receiving sensitivity is low.
In order to achieve the above object, the utility model is achieved through the following technical solutions：
A kind of double receipts optical modules based on CFP LR4, including power module and the light-receiving component of two-way independence, the light
Receiving unit is connected to Gearbox control units, and it is mono- that the light-receiving component is connected with MCU with Gearbox control units
Member, the MCU units and Gearbox control units are connected with electrical interface, and the light-receiving component includes the light inspection being sequentially connected
Slowdown monitoring circuit, clipping amplifier circuit and clock data recovery circuit, the clock data recovery circuit include clock recovery circuitry
And data decision circuit, the clock recovery circuitry include be sequentially connected phase detectors, charge pump, loop filter, pressure
Controlled oscillator, the voltage controlled oscillator is connected composition closed loop phase lock ring, the clock recovery electricity with the phase-frequency detector
Road also includes clock aligner, and the clock aligner is connected with input and voltage controlled oscillator respectively.
Light-receiving component receives one group of optical signal, under the control of MCU units, converts optical signals to 4*25G high speed
Electric signal, and high-speed electrical signals are transferred in Gearbox control units, Gearbox control units change 4*25G electric signals
Into 10*10G electric signals, electrical interface is then input to.Light-receiving component and Gearbox control units in the double receipts modules of light are
Two, reception that can be independent and processing two paths of signals.Light-receiving component is converted to the optical signals optical detection circuit of reception
Electric signal, faint electric signal amplifies by limiting amplifier, and by limiting amplifier by the different analog signal processing of amplitude
Into etc. amplitude data signal, then input clock data recovery circuit, clock recovery circuitry and data decision circuit are in input
Clock signal and data-signal are recovered in signal.Voltage controlled oscillator in clock recovery circuitry produces local clock, its frequency
With phase by loop filter control and adjustment, phase detectors compare the phase of local clock domain input reference signal, produce
Phase difference is converted to corresponding electric current, voltage-controlled shake is adjusted by loop filter by the control signal of adjustment phase place difference, charge pump
The output of device is swung, clock recovery circuitry is adjusted the phase of clock using closed loop feedback, makes to reach optimal sampling instant.
Further preferred, the data decision circuit includes data sink, delay cell, the trigger being sequentially connected
And data recovery circuit.
Take the method for re-sampling after data delay to reach the purpose of over-sampling, the number of sampling clock is saved, by list
One sampling clock avoids the stationary problem of sampled data.
Further preferably the data recovery circuit includes over-sampling multiple judging module, and the over-sampling multiple is sentenced
Certainly module is connected to MUX and hopping edge detection circuit, and the hopping edge detection circuit is connected with phase demodulation coding electricity
Road, the phase demodulation coding circuit is connected with MUX, and MUX is also associated with character adjusting module.
Over-sampling multiple judging module judges the over-sampling multiple of now sampled data, principle：Detect in sampled data stream
Connect " 0 " or the even number of " 1 " after the hopping edge and hopping edge of " 1 " to " 0 ", when even " 0 " or even the number holding stabilization of " 1 "
Afterwards, now when the number of company " 0 " or company " 1 " is the multiple of over-sampling.Phase demodulation coding module includes a phase demodulation vector sum pair
Answer the optimum sampling position output vector of sampled data bit wide, determine in the bit of input data closest to optimal judgement
Position.MUX encodes obtained optimum sampling position output vector according to phase demodulation coding module and gated on corresponding bit position
Sampled data, MUX be output as recover initial data, the number that character adjusting module is sent according to MUX
Recovery data output bit wide is readjusted according to effective bit identification is recovered.
Further preferred, the optical detection circuit includes light and detects diode and transreactance amplifier TIA.
The current-voltage conversion circuit of transreactance amplifier TIA compositions, from low equivalent input noise current and high input
Impedance, adds automatic gain control circuit, and the feedback resistance of use increases the multiplication factor of voltage.
Further preferred, the light detects diode APD avalanche diodes.
APD avalanche diodes possess multiplier effect, can make to produce under an equal amount of optical signal bigger than PIN optical diode
Tens times or the photoelectric current of hundred times, thus improve sensitivity.
Further preferred, the optical detection circuit is also associated with APD bias circuits.
APD avalanche diodes need to apply a backward voltage when working, and electronics will be produced when receiving ray empty
Cave pair, electron hole pair is collected by extra electric field and is converted to electric current, and current strength is proportional to transmitted intensity.The pole of APD snowslides two
The reverse bias voltage that pipe is applied on device when working has triggered avalanche effect, and avalanche gain can be by changing APD bias plasmas
Road is adjusted, then by changing the sensitivity of the light-receiving component that avalanche gain is optimized.
Further preferred, the power module is used to provide 3.3V voltages, 2.5V voltages, 1.2V voltages and 1V voltages.
Power module provides different operating voltages for double each component for receiving optical module.In the prior art in Transistor-Transistor Logic level
Conventional input voltage is 5V, VOH >=2.4V, VOL≤0.5V, still suffers from very big fluctuation range between 2.4V-5V, to changing
Noise margin is unhelpful and adds power consumption.And the power module 3.3V of the design operating voltage overcomes this defect, reduction
System power dissipation.
The utility model compared with prior art, with advantages below and beneficial effect：
（1）APD light in light-receiving component package light detection diode and transreactance amplifier TIA, light detection diode
Diode has multiplier effect, can make to produce or even hundred times more several ten times larger than PIN optical diode in the presence of onesize light
Photoelectric current, equivalent to having played a kind of light amplification, therefore the sensitivity of light-receiving component can be greatly improved, employed simultaneously
Loop filtering solves noise while the influence being exaggerated.
（2）The voltage that each module is used in the utility model has 3.3V voltages, 2.5V voltages, 1.2V voltages, and 1V voltages,
Double power consumptions for receiving optical module are reduced, the maximum noise amplitude of light-receiving component is improved, that is, changes noise margin.
（3）Clock data recovery circuit of the present utility model possesses high bandwidth, latches ability immediately, the relatively low stand-by period
Higher jitter toleration, optical receiver sensitivity is higher, it is easier to realized by method for digitizing, and cost is lower.
Brief description of the drawings
Fig. 1 is system principle diagram of the present utility model；
Fig. 2 is the theory diagram of light-receiving component；
Fig. 3 is the theory diagram of clock recovery circuitry in clock data recovery circuit；
Fig. 4 is the theory diagram of data decision circuit in clock data recovery circuit.
Embodiment
First, before specific introduce is made to the utility model, description below is made to the proper noun being related in text：
CFP：Optical module, is that a kind of can support the module of hot plug；
LOS is alerted：LOS（Lost Of Synchronous）, synchronization loss alarm；
Optical receiver sensitivity：Refer to receivable minimum average B configuration luminous power when light-receiving component meets the BER of braking
（Unit：dBm）.
The utility model is described in further detail with reference to embodiment, but embodiment of the present utility model is not
It is limited to this.
Embodiment 1：
With reference to shown in accompanying drawing 1-3, a kind of double receipts optical modules based on CFP LR4, including power module and two-way independence
Light-receiving component, the light-receiving component is connected to Gearbox control units, and the light-receiving component is controlled with Gearbox
Unit processed is connected with MCU units, and the MCU units and Gearbox control units are connected with electrical interface, the light-receiving component bag
Include the optical detection circuit being sequentially connected, clipping amplifier circuit and clock data recovery circuit, the clock data recovery circuit
Including clock recovery circuitry and data decision circuit, the clock recovery circuitry includes phase detectors, the charging being sequentially connected
Pump, loop filter, voltage controlled oscillator, the voltage controlled oscillator are connected composition closed loop phase lock with the phase-frequency detector
Ring, the clock recovery circuitry also includes clock aligner, and the clock aligner connects with input and voltage controlled oscillator respectively
Connect.
Light-receiving component receives one group of optical signal, under the control of MCU units, converts optical signals to 4*25G high speed
Electric signal, and high-speed electrical signals are transferred in Gearbox control units, Gearbox control units change 4*25G electric signals
Into 10*10G electric signals, electrical interface is then input to.Light-receiving component and Gearbox control units in the double receipts modules of light are
Two, reception that can be independent and processing two paths of signals.Light-receiving component is converted to the optical signals optical detection circuit of reception
Electric signal, faint electric signal amplifies by limiting amplifier, and by limiting amplifier by the different analog signal processing of amplitude
Into etc. amplitude data signal, then input clock data recovery circuit, clock recovery circuitry and data decision circuit are in input
Clock signal and data-signal are recovered in signal.Voltage controlled oscillator in clock recovery circuitry produces local clock, its frequency
With phase by loop filter control and adjustment, phase detectors compare the phase of local clock domain input reference signal, produce
Phase difference is converted to corresponding electric current, voltage-controlled shake is adjusted by loop filter by the control signal of adjustment phase place difference, charge pump
The output of device is swung, clock recovery circuitry is adjusted the phase of clock using closed loop feedback, makes to reach optimal sampling instant.Clock number
Possess the ability that latches immediately according to restoring circuit, the relatively low stand-by period, higher phase jitter tolerance limit, optical receiver sensitivity is more
It is high, it is easier to be realized by method for digitizing, cost is lower.
Embodiment 2：
On the basis of embodiment 1, with reference to shown in accompanying drawing 1-4, the data decision circuit includes the data being sequentially connected
Receiver, delay cell, trigger and data recovery circuit.The method of re-sampling after data delay is taken to reach the mesh of over-sampling
, the number of sampling clock is saved, the stationary problem of sampled data is avoided by single sampling clock.
Further preferably the data recovery circuit includes over-sampling multiple judging module, and the over-sampling multiple is sentenced
Certainly module is connected to MUX and hopping edge detection circuit, and the hopping edge detection circuit is connected with phase demodulation coding electricity
Road, the phase demodulation coding circuit is connected with MUX, and MUX is also associated with character adjusting module.Over-sampling multiple
Judging module judges the over-sampling multiple of now sampled data, principle：In detection sampled data stream " 1 " arrive the hopping edge of " 0 " with
Connect " 0 " or the even number of " 1 " after detection hopping edge, when even " 0 " or after even the number of " 1 " keeps stable, now when even " 0 " or
Even the number of " 1 " is the multiple of over-sampling.Phase demodulation coding module includes phase demodulation vector sum corresponding sample data bit wide
Optimum sampling position output vector, is determined in the bit of input data closest to the position with optimal judgement.MUX
The sampled data on obtained optimum sampling position output vector gating corresponding bit position, multichannel are encoded according to phase demodulation coding module
Selector is output as the initial data recovered, the effective bit identification of data recovery that character adjusting module is sent according to MUX
Readjust recovery data output bit wide.
What deserves to be explained is, if data are asynchronous with clock, control of the LOS Alarm Units in Gearbox control units
Under send alarm, the clock aligner of Gearbox control units control clock data recovery circuit synchronizes calibration.
Embodiment 3：
On the basis of embodiment 1, with reference to shown in Fig. 1-4, the optical detection circuit includes light and detects diode and mutual resistance
Amplifier TIA.The current-voltage conversion circuit of transreactance amplifier TIA compositions, it is defeated from low equivalent input noise current and height
Enter impedance, add automatic gain control circuit, the feedback resistance of use increases the multiplication factor of voltage.It is further excellent
Choosing, the light detects diode APD avalanche diodes.APD avalanche diodes possess multiplier effect, can make in an equal amount of light
More several ten times larger than PIN optical diode or hundred times photoelectric currents are produced under signal, thus improve sensitivity.
Further preferred, the optical detection circuit is also associated with APD bias circuits.Needed when APD avalanche diodes work
Apply a backward voltage, electron hole pair will be produced when receiving ray, electron hole pair is collected by extra electric field
And electric current is converted to, current strength is proportional to transmitted intensity.APD avalanche diodes are applied to the reverse bias on device when working
Voltage has triggered avalanche effect, and avalanche gain can be adjusted by changing APD bias circuits, then by changing avalanche gain
The sensitivity of the light-receiving component optimized.
Embodiment 4：
On the basis of embodiment 1, with reference to shown in Fig. 1-4, the power module is used to provide 3.3V voltages, 2.5V electricity
Pressure, 1.2V voltages and 1V voltages.Power module provides different operating voltages for double each component for receiving optical module.Prior art
The input voltage commonly used in middle Transistor-Transistor Logic level is 5V, VOH >=2.4V, VOL≤0.5V, still suffers from very big fluctuation between 2.4V-5V
Scope is unhelpful and add power consumption to changing noise margin.And the power module 3.3V of the design operating voltage overcomes this
One defect, reduces system power dissipation.
It is described above, only it is preferred embodiment of the present utility model, any formal limit is not done to the utility model
System, every any simple modification made according to technical spirit of the present utility model to above example, equivalent variations are each fallen within
Within protection domain of the present utility model.
Claims (7)
1. a kind of double receipts optical modules based on CFP LR4, including power module and the light-receiving component of two-way independence, the light connect
Receive component and be connected to Gearbox control units, the light-receiving component is connected with MCU units with Gearbox control units,
The MCU units and Gearbox control units are connected with electrical interface, and the light-receiving component includes the light detection electricity being sequentially connected
Road, clipping amplifier circuit and clock data recovery circuit, the clock data recovery circuit include clock recovery circuitry sum
According to decision circuit, it is characterised in that：The clock recovery circuitry includes phase detectors, charge pump, the loop filter being sequentially connected
Ripple device, voltage controlled oscillator, the voltage controlled oscillator are connected composition closed loop phase lock ring, the clock with the phase-frequency detector
Restoring circuit also includes clock aligner, and the clock aligner is connected with input and voltage controlled oscillator respectively.
2. a kind of double receipts optical modules based on CFP LR4 according to claim 1, it is characterised in that：The data decision
Circuit includes data sink, delay cell, trigger and the data recovery circuit being sequentially connected.
3. a kind of double receipts optical modules based on CFP LR4 according to claim 2, it is characterised in that：The data recovery
Circuit includes over-sampling multiple judging module, and the over-sampling multiple judging module is connected to MUX and hopping edge
Circuit is detected, the hopping edge detection circuit is connected with phase demodulation coding circuit, and the phase demodulation coding circuit connects with MUX
Connect, MUX is also associated with character adjusting module.
4. a kind of double receipts optical modules based on CFP LR4 according to claim 1, it is characterised in that：The light detection electricity
Road includes light and detects diode and transreactance amplifier TIA.
5. a kind of double receipts optical modules based on CFP LR4 according to claim 4, it is characterised in that：The light detection two
Pole pipe is APD avalanche diodes.
6. a kind of double receipts optical modules based on CFP LR4 according to claim 5, it is characterised in that：The light detection electricity
Road is also associated with APD bias circuits.
7. a kind of double receipts optical modules based on CFP LR4 according to any one in claim 1-6, it is characterised in that：
The power module is used to provide 3.3V voltages, 2.5V voltages, 1.2V voltages and 1V voltages.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720326308.4U CN206585544U (en) | 2017-03-30 | 2017-03-30 | A kind of double receipts optical modules based on CFP LR4 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720326308.4U CN206585544U (en) | 2017-03-30 | 2017-03-30 | A kind of double receipts optical modules based on CFP LR4 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206585544U true CN206585544U (en) | 2017-10-24 |
Family
ID=60115417
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201720326308.4U Active CN206585544U (en) | 2017-03-30 | 2017-03-30 | A kind of double receipts optical modules based on CFP LR4 |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206585544U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110176960A (en) * | 2019-06-27 | 2019-08-27 | 成都光创联科技有限公司 | A kind of novel single fiber bi-directional multichannel input optical module |
-
2017
- 2017-03-30 CN CN201720326308.4U patent/CN206585544U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110176960A (en) * | 2019-06-27 | 2019-08-27 | 成都光创联科技有限公司 | A kind of novel single fiber bi-directional multichannel input optical module |
| CN110176960B (en) * | 2019-06-27 | 2023-11-17 | 成都光创联科技有限公司 | Novel single-fiber bidirectional multichannel input optical module |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9413521B2 (en) | Programmable optical subassemblies and modules | |
| US8503891B2 (en) | Multirate burst mode receiver | |
| CN102347794B (en) | Burst light signal receiving apparatus | |
| CN101552647A (en) | Method and device for receiving optical signals | |
| CN103595473A (en) | Burst mode reception control circuit and burst mode light receiver | |
| CN206585544U (en) | A kind of double receipts optical modules based on CFP LR4 | |
| CN204886963U (en) | Intelligent transportation system based on visible light communication | |
| CN214756366U (en) | Time acquisition device for quantum communication system | |
| Huang et al. | Real-time and high-speed underwater photon-counting communication based on SPAD and PPM symbol synchronization | |
| CN103166714A (en) | Signal detection device based on burst mode photoreceiver | |
| CN106289516B (en) | A kind of control method and its device of the detection of optical module received optical power | |
| US9503104B2 (en) | Low power loss of lock detector | |
| CN106301584A (en) | Optical module and differential electric signal output circuit | |
| CN102004003A (en) | High time resolution low noise single photon detector based on optical pulse synchronization | |
| CN218352509U (en) | Synchronous light detection and monitoring correction system for QKD | |
| CN108667525A (en) | The signal detecting method and system of constant threshold in a kind of wireless light communication | |
| Takeshita et al. | A 622 Mb/s fully-integrated optical IC with a wide range input | |
| Swartz et al. | Electronics for high speed, burst mode optical communications | |
| CN205792593U (en) | BPSK space optical communication receives demodulating system | |
| JP2012182716A (en) | Optical receiver | |
| Tavares et al. | Experimental Evaluation of Resonant Tunnelling Diode Oscillators Employing Advanced Modulation Formats | |
| CN114389715B (en) | Synchronous optical detection and monitoring correction system of QKD | |
| CN218103140U (en) | Synchronous clock recovery device and quantum key receiver | |
| CN100502260C (en) | Burst mode light receiver, system and method | |
| CN214893711U (en) | High-speed sine gate control single photon detector |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |