CN206421377U - A kind of multifunctional integrated test card - Google Patents
A kind of multifunctional integrated test card Download PDFInfo
- Publication number
- CN206421377U CN206421377U CN201720113707.2U CN201720113707U CN206421377U CN 206421377 U CN206421377 U CN 206421377U CN 201720113707 U CN201720113707 U CN 201720113707U CN 206421377 U CN206421377 U CN 206421377U
- Authority
- CN
- China
- Prior art keywords
- interface
- signal
- isolation
- circuit
- multifunctional integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The utility model is related to a kind of multifunctional integrated test card, including pci bus interface chip, the on-site programmable gate array FPGA that is connected with pci bus interface chip, produce with the test signal that the on-site programmable gate array FPGA is connected interface circuit and produce the corresponding test signal external interface of interface circuit with the test signal, the test signal, which produces interface circuit, to include isolation RS422/485 interface circuits, configurable I/O interface circuit, AD signal acquisitions interface circuit, isolate RS232 interface circuits, isolated can interface circuit, DA signal interface circuits.Designed using veneer card multiplex roles, the requirement of particular interface signal can not be provided by overcoming existing universal signal generation board interface.
Description
Technical field
The utility model is related to test device field, more particularly to a kind of multifunctional integrated test card.
Background technology
, it is necessary to provide corresponding test according to the input signal types of equipment under test when carrying out integration test to electronic equipment
Interface.Universal signal based on pci bus interface occur board can various test signals of input and output under software control, be
The more commonly used integration test interface presentation mode.
Board occurs for traditional common signal, and there are the following problems：
(1) board interface occurs for the universal signal based on pci bus interface based on versatility consideration design, the interface provided
It is conventional interface mostly, it is difficult to meet the particular interface requirement of equipment under test；
(2) when required test signal species and more way, can only simultaneously be worked offer, test equipment by polylith board
Cost is higher, it is difficult to minimize.
Utility model content
The purpose of this utility model is：Overcome the deficiencies in the prior art, interface electricity is produced using the test signal of customization
Road is combined with pci bus interface circuit, design specialized integration test card, can meet the special test signal interface of equipment under test
Demand, and test equipment cost and volume can be reduced.
The technical solution adopted in the utility model is as follows：
A kind of multifunctional integrated test card, including pci bus interface chip, the scene that is connected with pci bus interface chip
Programmable gate array FPGA, the test signal being connected with the on-site programmable gate array FPGA produce interface circuit and with institute
State test signal and produce the corresponding test signal external interface for external connection of interface circuit, the test signal is produced and connect
Mouth circuit includes isolation RS422/485 interface circuits, configurable I/O interface circuit, 12 AD signal acquisitions interface circuits, isolation
RS232 interface circuits, isolated can interface circuit, 12 DA signal interface circuits.The matched design of 12 precision, improve AD,
DA conversion accuracies, disclosure satisfy that high precision measurement requirement.This test card carries out logic function centralized Control using FPGA device,
FPGA is communicated by pci bus interface chip and computer bus, the control instruction of computer is received, while providing various interfaces
Circuit, produces various test signals.
In such scheme, the pci bus end of the pci bus interface chip and the pci bus interface end of computer are connected
To receive the control instruction of computer, the local bus end of the pci bus interface chip is connected with FPGA control ends.
In such scheme, the pci bus interface chip is PCI9054 Bus Interface Chips.PCI9054 meets PCI
V2.2 version EBIs, support 32-bits data bit, the data transfer of 33-MHz clock frequencies.Its pci bus end with it is local
Data transmission rate between bus end can reach 133MB/s.It configures convenient, working stability, is widely used in being based on pci bus
In the peripheral system of structure.
In such scheme, the isolation RS422/485 interface circuits include ADM2682E serial communication interface chips.Due to
Chip carries isolation features and produces isolation end power supply, and isolation end power supply is provided without outside, more other to provide outside isolation end
The serial ports isolation method that portion powers, can reduce DC-DC use, improve serial ports loop circuit design closeness.
In such scheme, the isolation RS232 interface circuits include ADM3251E serial communication interface chips.Due to chip
Carry isolation features and produce isolation end power supply, isolation end power supply is provided without outside, it is more other that confession outside isolation end need to be provided
The serial ports isolation method of electricity, can reduce DC-DC use.
In such scheme, the isolated can interface circuit includes ADM3053BRWZ communication interface chips.Due to chip certainly
Band isolation features simultaneously produce isolation end power supply, and isolation end power supply is provided without outside, and more typically other need to be provided outside isolation end
The CAN communication isolation method that portion powers, can reduce DC-DC use.
In such scheme, 12 DA signal interface circuits include AD5504BRUZ chips.Because it can bear higher
Analog voltage, the VDD_DA of DA chips is used as after the 12V power supplys that board is inputted are boosted by the booster circuit of conversion
Input, directly can produce the analog signal output that 4 tunnel amplitudes reach 60V, more existing other analog signal conversion PCI by chip
Board, with higher output voltage amplitude.
In such scheme, the test signal external interface corresponding with test signal generation interface circuit is specifically wrapped
Isolation RS422/485 interfaces, configurable I/O interface, 12 AD signal acquisitions interfaces, isolation RS232 interfaces, isolated cans is included to connect
Mouth, 12 DA signaling interfaces.
In such scheme, the isolation RS422/485 interface circuits be 7 tunnels, configurable I/O interface circuit be 12 tunnels, 12
AD signal acquisition interface circuits are that 4 tunnels, isolation RS232 interface circuits are that 1 tunnel, isolated can interface circuit are 1 tunnel, 12 DA letters
Number interface circuit is 8 tunnels.
In such scheme, 12 AD Acquisition Circuits use dual power supply.It can gather in positive and negative 12V voltage ranges
Analog input signal, more typical can only survey the analog input card of unipolar signal, and test scope is wider.
To sum up, by adopting the above-described technical solution, the beneficial effects of the utility model are：
A kind of multifunctional integrated test card provided relative to prior art, the application, is designed using veneer card multiplex roles,
The requirement of particular interface signal can not be provided by overcoming existing universal signal generation board interface, and this application provides daily test
Required various signaling interfaces are simultaneously concentrated on a veneer card, it is possible to decrease complete machine cost, realize miniaturization.
Brief description of the drawings
Fig. 1 is principle assumption diagram of the present utility model；
Fig. 2 is external connection Communication Graph of the present utility model；
Marked in figure：1- test signal external interfaces.
Embodiment
In order that the purpose of this utility model, technical scheme and advantage are more clearly understood, below in conjunction with accompanying drawing and implementation
Example, the utility model is further elaborated.It should be appreciated that specific embodiment described herein is only to explain this
Utility model, is not used to limit the utility model.
As illustrated, a kind of multifunctional integrated test card, including pci bus interface chip and pci bus interface chip connect
The on-site programmable gate array FPGA connect, the test signal being connected with the on-site programmable gate array FPGA produce interface circuit
And produce the corresponding test signal external interface for external connection of interface circuit, the test letter with the test signal
Number generation interface circuit includes isolation RS422/485 interface circuits, configurable I/O interface circuit, 12 AD signal acquisitions interfaces electricity
Road, isolation RS232 interface circuits, isolated can interface circuit, 12 DA signal interface circuits.The matched design of 12 precision, is carried
High AD, DA conversion accuracy, disclosure satisfy that high precision measurement requirement.This test card carries out logic function concentration using FPGA device
Control, FPGA is communicated by pci bus interface chip and computer bus, receives the control instruction of computer, while providing each
Interface circuit is planted, various test signals are produced.
Preferably, the pci bus end of the pci bus interface chip and the pci bus interface end of computer connect to connect
The control instruction of computer is received, the local bus end of the pci bus interface chip is connected with FPGA control ends.
Preferably, the pci bus interface chip is PCI9054 Bus Interface Chips.PCI9054 meets PCI V2.2 editions
This EBI, supports 32-bits data bit, the data transfer of 33-MHz clock frequencies.Its pci bus end and local bus end
Between data transmission rate can reach 133MB/s.It configures convenient, and working stability is widely used in based on pci bus structure
In peripheral system.
Preferably, the isolation RS422/485 interface circuits include ADM2682E serial communication interface chips.Due to chip
Carry isolation features and produce isolation end power supply, isolation end power supply is provided without outside, it is more other that confession outside isolation end need to be provided
The serial ports isolation method of electricity, can reduce DC-DC use, improve serial ports loop circuit design closeness.
Preferably, the isolation RS232 interface circuits include ADM3251E serial communication interface chips.Because chip is carried
Isolation features simultaneously produce isolation end power supply, and isolation end power supply, more other isolation end externally feds that need to provide are provided without outside
Serial ports isolation method, can reduce DC-DC use.
Preferably, the isolated can interface circuit includes ADM3053BRWZ communication interface chips.Due to chip carry every
From function and isolation end power supply is produced, isolation end power supply is provided without outside, it is more typical other to provide confession outside isolation end
The CAN communication isolation method of electricity, can reduce DC-DC use.
Preferably, 12 DA signal interface circuits include AD5504BRUZ chips.Because it can bear higher mould
Intend voltage, the VDD_DA after the 12V power supplys that board is inputted are boosted by the booster circuit of conversion as DA chips is inputted,
The analog signal output that 4 tunnel amplitudes reach 60V directly can be produced by chip, more existing other analog signals change PCI board cards,
With higher output voltage amplitude.
Preferably, it is described produce with the test signal the corresponding test signal external interface of interface circuit specifically include every
From RS422/485 interfaces, configurable I/O interface, 12 AD signal acquisitions interfaces, isolation RS232 interfaces, isolated can interface, 12
Position DA signaling interfaces.
Preferably, the isolation RS422/485 interface circuits are that 7 tunnels, configurable I/O interface circuit are 12 tunnels, 12 AD letters
Number acquisition interface circuit is that 4 tunnels, isolation RS232 interface circuits are that 1 tunnel, isolated can interface circuit are that 1 tunnel, 12 DA signals connect
Mouth circuit is 8 tunnels.
Preferably, 12 AD Acquisition Circuits use dual power supply.The simulation in positive and negative 12V voltage ranges can be gathered
Input signal, more typical can only survey the analog input card of unipolar signal, and test scope is wider.
Preferred embodiment of the present utility model is these are only, it is all in this practicality not to limit the utility model
Any modifications, equivalent substitutions and improvements made within new spirit and principle etc., should be included in guarantor of the present utility model
Within the scope of shield.
Claims (10)
1. a kind of multifunctional integrated test card, it is characterised in that connect including pci bus interface chip, with pci bus interface chip
The on-site programmable gate array FPGA connect, the test signal being connected with the on-site programmable gate array FPGA produce interface circuit
And test signal external interface corresponding with test signal generation interface circuit, the test signal generation interface circuit
Connect including isolation RS422/485 interface circuits, configurable I/O interface circuit, 12 AD signal acquisitions interface circuits, isolation RS232
Mouth circuit, isolated can interface circuit, 12 DA signal interface circuits.
2. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that the pci bus interface chip
Pci bus end and the pci bus interface end of computer connect to receive the control instruction of computer, the pci bus interface core
The local bus end of piece is connected with FPGA control ends.
3. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that the pci bus interface chip is
PCI9054 Bus Interface Chips.
4. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that the isolation RS422/485 interfaces
Circuit includes ADM2682E serial communication interface chips.
5. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that the isolation RS232 interface circuits
Including ADM3251E serial communication interface chips.
6. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that the isolated can interface circuit bag
Include ADM3053BRWZ communication interface chips.
7. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that 12 DA signal interface circuits
Including AD5504BRUZ chips.
8. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that described to be produced with the test signal
The corresponding test signal external interface of interface circuit specifically includes isolation RS422/485 interfaces, configurable I/O interface, 12 AD letters
Number acquisition interface, isolation RS232 interfaces, isolated can interface, 12 DA signaling interfaces.
9. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that the isolation RS422/485 interfaces
Circuit is that 7 tunnels, configurable I/O interface circuit are that 12 tunnels, 12 AD signal acquisition interface circuits are 4 tunnels, isolation RS232 interface electricity
Road is that 1 tunnel, isolated can interface circuit are that 1 tunnel, 12 DA signal interface circuits are 8 tunnels.
10. a kind of multifunctional integrated test card as claimed in claim 1, it is characterised in that 12 AD Acquisition Circuits are adopted
Use dual power supply.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720113707.2U CN206421377U (en) | 2017-02-07 | 2017-02-07 | A kind of multifunctional integrated test card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720113707.2U CN206421377U (en) | 2017-02-07 | 2017-02-07 | A kind of multifunctional integrated test card |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206421377U true CN206421377U (en) | 2017-08-18 |
Family
ID=59570993
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201720113707.2U Expired - Fee Related CN206421377U (en) | 2017-02-07 | 2017-02-07 | A kind of multifunctional integrated test card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206421377U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110260886A (en) * | 2019-04-29 | 2019-09-20 | 上海航天控制技术研究所 | A kind of space photoelectric sensor Intelligentized test system |
| CN111736094A (en) * | 2020-07-23 | 2020-10-02 | 深圳市微特自动化设备有限公司 | PCI-E test card |
| CN113515103A (en) * | 2020-04-11 | 2021-10-19 | 南京和邦能源科技有限公司 | LUA script-based automatic test device for IO (input/output) module of distributed control system |
-
2017
- 2017-02-07 CN CN201720113707.2U patent/CN206421377U/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110260886A (en) * | 2019-04-29 | 2019-09-20 | 上海航天控制技术研究所 | A kind of space photoelectric sensor Intelligentized test system |
| CN113515103A (en) * | 2020-04-11 | 2021-10-19 | 南京和邦能源科技有限公司 | LUA script-based automatic test device for IO (input/output) module of distributed control system |
| CN111736094A (en) * | 2020-07-23 | 2020-10-02 | 深圳市微特自动化设备有限公司 | PCI-E test card |
| CN111736094B (en) * | 2020-07-23 | 2021-05-25 | 深圳市微特精密科技股份有限公司 | PCI-E test card |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN206421377U (en) | A kind of multifunctional integrated test card | |
| CN106444505A (en) | Multichannel synchronizing signal collection system | |
| CN102354256A (en) | Multi-channel synchronizing signal generator based on field program gate array (FPGA) and AD9959 | |
| CN202995732U (en) | High-speed synchronous data acquisition card | |
| CN204269832U (en) | The transceiving integrated navigational communications module of the Big Dipper, GPS multimode | |
| CN105629828B (en) | Multi-protocols isolated form digital signal driving source | |
| CN102331522B (en) | Isolated voltage acquisition circuit for light transmission equipment | |
| CN204832528U (en) | Big dipper common type commands machine | |
| CN106872883A (en) | It is a kind of to can be used for the test motherboard of various chips packing forms and method of testing | |
| CN206696843U (en) | A kind of USB turns UART communication modules | |
| CN211349023U (en) | High-precision time-frequency system based on VPX framework | |
| CN218567614U (en) | High-precision GPS signal system for realizing sharing of android and V2X systems | |
| CN203849370U (en) | Boundary scan testing apparatus | |
| CN201680888U (en) | Wireless precision electronic scale | |
| CN206440829U (en) | One kind miniaturization satellite navigation signals generation board | |
| CN203349854U (en) | High precision digital sensor calibration test system based on PC machine | |
| CN103077258B (en) | High-speed synchronous data acquiring card | |
| CN207304570U (en) | A kind of clock synchronization apparatus based on general time service interface | |
| CN110068801B (en) | Short wave digital receiver based on FPGA | |
| CN208433000U (en) | A kind of multiclass I/O signal processor based on photoelectricity and differential conversion | |
| CN206657085U (en) | A kind of test motherboard available for various chips packing forms | |
| CN206684303U (en) | A kind of GNSS satellite receiver baseband hardware platform circuit structure based on SOC frameworks | |
| CN208506739U (en) | A kind of multiplex roles four-way collection of simulant signal processing board | |
| CN204256433U (en) | A kind of novel signal disposal system for the production of well logger | |
| CN203981795U (en) | A kind of power acquirer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170818 Termination date: 20200207 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |