CN206209703U - A kind of MCU emulator systems based on FPGA - Google Patents
A kind of MCU emulator systems based on FPGA Download PDFInfo
- Publication number
- CN206209703U CN206209703U CN201621229771.9U CN201621229771U CN206209703U CN 206209703 U CN206209703 U CN 206209703U CN 201621229771 U CN201621229771 U CN 201621229771U CN 206209703 U CN206209703 U CN 206209703U
- Authority
- CN
- China
- Prior art keywords
- fpga
- input
- interface
- output
- emulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The utility model discloses a kind of MCU emulator systems based on FPGA, including FPGA module, communication control module and simulated program memory module, interface modular converter is set between FPGA ports and emulator interface, interface modular converter includes interface conversion circuit, interface conversion circuit includes input block, input control unit, output unit, input block and input control unit include input respectively, enable control end and output end, input is commonly connected to first output port of FPGA, enable the second output port that control end is connected to FPGA, 3rd output port, output end is connected with emulator interface jointly, and output voltage is identical with emulator interface supply voltage；Output unit includes input and output end, and input is connected with emulator interface, and output end is connected with an input port of FPGA module, and output voltage is identical with FPGA supply voltages.The utility model can realize the high-low pressure level conversion and input pull-up, drop-down function control of FPGA emulators port.
Description
Technical field
The utility model is related to field of circuit control, and in particular to a kind of MCU emulator systems based on FPGA.
Background technology
The need for for software debugging, the problem of software is rapidly found out, generally require hardware emulator to aid in.Due to producing
The quickening that product update, MCU software programs are also required to quick renewal, and the mode from volume production chip is different, is included in emulator
Many special control logics, it is not easy to volume production, so generally using FPGA simulates the computing of MCU as emulator, and control
The various actions of MCU processed and the content of readout register, so as to quick debugging.
Current FPGA device major part is low-voltage device, and port is substantially Digital Logic, without analog device.And
The supply voltage of most MCU port input and output is all higher than FPGA port voltages, so as to generate high-low pressure difference, and it is higher
Voltage may damage FPGA ports if being directly entered FPGA ports due to the pressure-resistant problem in FPGA ports.In addition, MCU emulators
Port typically there is pullup or pulldown resistance function, and this to be FPGA to be provided.
Utility model content
For the deficiency of above-mentioned technology, main purpose of the present utility model is, there is provided a kind of interface modular converter, utilizes
General-purpose device realizes level conversion, and by the interface circuit, can realize the high-low pressure level conversion of FPGA emulators port
And input pull-up, drop-down function control.
To realize object defined above, the utility model discloses a kind of MCU emulator systems based on FPGA, including：
FPGA module, control and logic control are read for carrying out MCU core analogs, register；
Communication control module, is connected with FPGA module, for carrying out communication Read-write Catrol with PC ends software；
Simulated program memory module, is connected with FPGA module, and the software of debugging is needed for storing；
It is characterized in that：Interface modular converter, the interface conversion are also set up between FPGA module and emulator interface
Module includes an interface conversion circuit, and the interface conversion circuit includes input block, input control unit, output unit, its
In：
Input block and input control unit include input, enable control end and output end respectively, and its input is common
First output port of FPGA is connected to, it enables control end and is connected to second output port of FPGA, the 3rd output end
Mouthful, its output end is connected with emulator interface jointly, and output voltage is identical with emulator interface supply voltage；
Output unit includes input and output end, and its input is connected with emulator interface, output end and the one of FPGA
Input port is connected, and output voltage is identical with FPGA supply voltages.
When the enable control end input of input block is for high level, the cell operation, emulator interface output FPGA first
The value of output port；When enabling control end input for low level, the unit is closed；
Input control unit is used to control emulator interface to be input into pull-up, pull-down pattern, and it is electricity high to enable control end input
Usually, the cell operation, when first output port of FPGA is high level, emulator interface input pull-up, when the of FPGA
When one output port is low level, emulator interface input is drop-down；When enabling control end input for low level, the unit is closed.
Preferably, the simulated program memory module includes Flash or RAM.
Preferably, the input block includes a three state buffer.
Preferably, the input control unit includes a three state buffer and one resistance of series connection.
Preferably, the output unit includes a buffer.
Compared with prior art, the utility model has the advantage of：A kind of MCU based on FPGA disclosed in the utility model
Emulator systems, can realize the high-low pressure level conversion and input pull-up, drop-down function control of FPGA emulators port.
Brief description of the drawings
Fig. 1 is a kind of MCU emulator systems schematic diagrames based on FPGA that the embodiment of the utility model one is proposed；
Fig. 2 is that a kind of IO conversion methods of MCU emulators based on FPGA that the embodiment of the utility model one is proposed are illustrated
Figure；
Fig. 3 is a kind of IO conversion method examples of MCU emulators based on FPGA that the embodiment of the utility model one is proposed
Figure.
Specific embodiment
In view of deficiency of the prior art, this case utility model people is able to propose this reality through studying for a long period of time and largely putting into practice
With new technical scheme.The technical scheme, its implementation process and principle etc. will be further explained as follows.
Be as shown in Figure 1 a kind of MCU emulator systems schematic diagrames based on FPGA for providing of the utility model, mainly by
FPGA module, communication control module, simulated program memory module and interface modular converter are constituted, and are specifically included：
FPGA module, control and logic control are read for carrying out MCU core analogs, register；
Communication control module, can be connected by USB with FPGA module, for carrying out communication read-write control with PC ends software
System；
Simulated program memory module, is connected with FPGA module, and the software of debugging is needed for storing, and can be Flash
Or RAM；
Interface modular converter is set between FPGA module and emulator interface, and the interface modular converter is used and is based on
The IO conversion methods of the MCU emulators of FPGA are realized, are changed for interface level and protected.
The interface modular converter includes an interface conversion circuit, and the interface conversion circuit includes input block, input
Control unit, output unit, wherein：
Input block and input control unit include input, enable control end and output end respectively, and its input is common
First output port of FPGA is connected to, it enables control end and is connected to second output port of FPGA, the 3rd output end
Mouthful, its output end is connected with emulator interface jointly, and output voltage is identical with emulator interface supply voltage；
Output unit includes input and output end, and its input is connected with emulator interface, output end and the one of FPGA
Input port is connected, and output voltage is identical with FPGA supply voltages.
After the MCU software translatings success at PC ends, can be emulated.Now, instruction is sent by USB needs emulation
Program is loaded into emulator, in storage to program storage, then controls FPGA module to carry out the relevant action of emulator, is entered
Row software emulation.
Fig. 2 is a kind of IO conversion method schematic diagrames of foregoing MCU emulators based on FPGA, as illustrated, in FPGA
An interface conversion circuit is included between port and MCU emulator interfaces, the interface conversion circuit includes input block 101, defeated
Enter control unit 102, output unit 103, wherein：
Input block 101 and input control unit 102 include input, enable control end and output end respectively, its input
End is commonly connected to the first output port of FPGA module, its enable control end respectively with the second output port, the 3rd of FPGA
Output port is connected, and its output end is connected with emulator interface jointly；
Output unit 103 includes input and output end, and its input is connected with emulator interface, output end and FPGA moulds
One input port of block is connected；
When the enable control end input of input block is for high level, the cell operation, emulator interface output FPGA first
The value of output port；When enabling control end input for low level, the unit is closed；
Input control unit is used to control emulator interface to be input into pull-up, pull-down pattern, and it is electricity high to enable control end input
Usually, the cell operation, when first output port of FPGA is high level, emulator interface input pull-up, when the of FPGA
When one output port is low level, emulator interface input is drop-down；When enabling control end input for low level, the unit is closed.
The output voltage for setting input block 101 and input control unit 102 is identical with emulator interface supply voltage, defeated
The output voltage for going out unit 103 is identical with FPGA supply voltages, can be imitative by boost in voltage by interface conversion circuit so
True device interface voltage is consistent, and the output voltage of emulator interface is and FPGA ports by step-down after output voltage unit 102
Voltage is consistent, so as to complete level conversion, protects FPGA ports not to be destroyed.
In order that the purpose of this utility model, technical scheme and advantage become more apparent, below in conjunction with accompanying drawing 3 and specifically
Embodiment, is further elaborated to the utility model.It should be appreciated that specific embodiment described herein is only used to solve
The utility model is released, is not used to limit the utility model.
Present FPGA device major part is low-voltage device, and the power supply maximum of port is substantially all in 3.3V or so, and big portion
Point MCU system its port input and output are all in 5V level or so.If 5V voltages are directly entered FPGA ports, may be due to FPGA ends
Mouthful pressure-resistant problem and damage FPGA ports.And the port of MCU typically all has pullup or pulldown resistance function, and this is FPGA
Can not provide.
Fig. 3 is a kind of IO conversion method examples of MCU emulators based on FPGA that the embodiment of the utility model one is proposed
Figure, is the I/O ports of FPGA wherein in left-hand broken line, including input port and output port.FPGA ports and emulator interface
Between circuit be interface conversion circuit, wherein：Input block 101 and input control unit 102 include three state buffer respectively
Turned on when TRI_0 and TRI_1, ENB=1, during ENB=0, export Z states；Also include resistance R=20K in input control unit 102
Connected with three state buffer TRI_1, the pull-up as analog port, drop-down used；Output unit 103 includes a buffer BUF.
With foregoing FPGA port voltages as 3.3V, emulator interface voltage supplied be 5V as a example by, due to FPGA port voltage values
Less than MCU emulator interface voltages, it is therefore desirable to carry out level conversion.The voltage for being respectively provided with TRI_0 and TRI_1 is 5V, BUF
Voltage it is consistent with the supply voltage of FPGA, take 3.3V.After being arranged such, in emulator interface, the level of 5V can be exported,
And by after BUF, voltage also becomes the 3.3V voltage consistent with FPGA ports when being input into, FPGA ports will not be caused because of high pressure
Damage.
The specific course of work of interface conversion circuit includes：
The value for reading IO_IN is the value of emulator interface；
When needing emulator interface for output, IO_CON=1, IO_PP=0 are set, now TRI_0 is opened, TRI_1 is closed
Close, I O emulation device interface exports the value of IO_REG, and voltage output is risen into 5V by TRI_0.As IO_REG=0, imitate
True device interface output 0, as IO_REG=1, emulator interface output 1；
When emulator input is without pullup or pulldown, two triple gates of IO_CON=0, IO_PP=0, TRI_0 and TRI_1
Closing is all, emulator interface becomes pure input state；
When emulator interface needs input tape pullup or pulldown, then IO_CON=0, IO_PP=1 are set, now TRI_0
Close, TRI_1 is opened.As IO_REG=0, by TRI_1 and 20K resistance, then emulator interface has the pull down resistor of 20K.
As IO_REG=1, then emulator interface has the pull-up resistor of 20K.
After being changed through interface circuit as described above, emulator interface can just be realized being input into, export and being input into leaving behind
The function of drawing, and realize level conversion.
It should be appreciated that above-described embodiment is only explanation technology design of the present utility model and feature, it is ripe its object is to allow
The personage for knowing technique will appreciate that content of the present utility model and implements according to this, can not limit of the present utility model with this
Protection domain.All equivalent change or modifications made according to the utility model Spirit Essence, should all cover of the present utility model
Within protection domain.
Claims (5)
1. a kind of MCU emulator systems based on FPGA, including：
FPGA module, control and logic control are read for carrying out MCU core analogs, register；
Communication control module, is connected with FPGA module, for carrying out communication Read-write Catrol with PC ends software；
Simulated program memory module, is connected with FPGA module, and the software of debugging is needed for storing；
It is characterized in that：Interface modular converter, the interface modular converter are also set up between FPGA module and emulator interface
Including an interface conversion circuit, the interface conversion circuit includes input block, input control unit, output unit, wherein：
Input block and input control unit include input, enable control end and output end respectively, and its input is connected jointly
In first output port of FPGA, it enables control end and is connected to second output port of FPGA, the 3rd output port, its
Output end is connected with emulator interface jointly, and output voltage is identical with emulator interface supply voltage；
Output unit includes input and output end, and its input is connected with emulator interface, an input of output end and FPGA
Port is connected, and output voltage is identical with FPGA supply voltages.
2. a kind of MCU emulator systems based on FPGA according to claim 1, it is characterised in that：The simulated program
Memory module includes Flash or RAM.
3. a kind of MCU emulator systems based on FPGA according to claim 1, it is characterised in that：The input block
Including a three state buffer.
4. a kind of MCU emulator systems based on FPGA according to claim 1, it is characterised in that：The input control
Unit includes a three state buffer and one resistance of series connection.
5. a kind of MCU emulator systems based on FPGA according to claim 1, it is characterised in that：The output unit
Including a buffer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621229771.9U CN206209703U (en) | 2016-11-16 | 2016-11-16 | A kind of MCU emulator systems based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621229771.9U CN206209703U (en) | 2016-11-16 | 2016-11-16 | A kind of MCU emulator systems based on FPGA |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206209703U true CN206209703U (en) | 2017-05-31 |
Family
ID=58754086
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201621229771.9U Active CN206209703U (en) | 2016-11-16 | 2016-11-16 | A kind of MCU emulator systems based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206209703U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110058147A (en) * | 2019-05-27 | 2019-07-26 | 眸芯科技（上海）有限公司 | Chip test system and method based on fpga |
-
2016
- 2016-11-16 CN CN201621229771.9U patent/CN206209703U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110058147A (en) * | 2019-05-27 | 2019-07-26 | 眸芯科技（上海）有限公司 | Chip test system and method based on fpga |
| CN110058147B (en) * | 2019-05-27 | 2021-08-10 | 眸芯科技（上海）有限公司 | Chip testing system and method based on fpga |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204013486U (en) | The circuit of device address is set with toggle switch | |
| CN109343370A (en) | A kind of space power system controller dynamic environment analogue system and method | |
| CN205195387U (en) | Stake of charging and fall electric memory circuit thereof | |
| CN206209703U (en) | A kind of MCU emulator systems based on FPGA | |
| CN205945143U (en) | Charging circuit , system and mobile terminal | |
| CN109741774A (en) | A kind of controller and method based on FPGA on piece RAM simulated implementation DDR3 burst | |
| CN106528459A (en) | IO conversion method and system for FPGA-based MCU emulator | |
| CN204882818U (en) | FCT testing arrangement based on PC | |
| CN101753011B (en) | Behavioral scaling model of charge pump circuit suitable for spice scaling emulation | |
| CN114325489A (en) | High-speed cable test system, test method, test device and test equipment | |
| CN104333066B (en) | A kind of charging system | |
| CN105825741B (en) | DSP based on VC5509 and CCSLink and Speech processing integration experimental platform | |
| CN104730938B (en) | A kind of battery characteristics analogy method and system | |
| CN205619837U (en) | Whole bullet electricity performance simulation testing arrangement of gun -launched missile | |
| CN207704429U (en) | A kind of switching circuit and terminal device | |
| CN205301522U (en) | Digit NULL tester | |
| CN104698867A (en) | Data interaction method of data acquisition card based on M-file system function | |
| CN204946415U (en) | A kind of computer hardware Course integration experiment porch | |
| CN205120808U (en) | A device for testing value of charging current | |
| CN107742042A (en) | A kind of CAE emulation preprocessing systems and method | |
| CN209149102U (en) | A kind of chromacoder for the emulation of electricity net safety stable control strategy | |
| CN209266027U (en) | A kind of quick reading circuit of difference, storage chip and memory | |
| CN203012061U (en) | An automatic switching apparatus used for multiple paths of direct-current circuits | |
| CN202600424U (en) | PXI bus-based 64-block isolation digital I/O module | |
| CN112364595A (en) | Low-power-consumption verification method and test platform for digital-analog hybrid chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |