CN206096692U - Liquid crystal display panel and display device - Google Patents

Liquid crystal display panel and display device Download PDF

Info

Publication number
CN206096692U
CN206096692U CN201621087675.5U CN201621087675U CN206096692U CN 206096692 U CN206096692 U CN 206096692U CN 201621087675 U CN201621087675 U CN 201621087675U CN 206096692 U CN206096692 U CN 206096692U
Authority
CN
China
Prior art keywords
black matrix
display area
display panels
area
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201621087675.5U
Other languages
Chinese (zh)
Inventor
陈龙
蒋旭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
InfoVision Optoelectronics Kunshan Co Ltd
Original Assignee
InfoVision Optoelectronics Kunshan Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by InfoVision Optoelectronics Kunshan Co Ltd filed Critical InfoVision Optoelectronics Kunshan Co Ltd
Priority to CN201621087675.5U priority Critical patent/CN206096692U/en
Application granted granted Critical
Publication of CN206096692U publication Critical patent/CN206096692U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model discloses a liquid crystal display panel and display device, this the liquid crystal display panel includes: various membrane base plate, array substrate, array substrate includes a display area and first non - display area, array substrate is close to be provided with the gate drive circuit in the first non -display area of various membrane substrate surface, the gate drive circuit includes two at least thin film transistor, various membrane base plate includes the non - display area of the 2nd display area and second, various membrane base plate is close to array substrate is provided with black matrix on the surface, first non - display area with be provided with between the non - display area of second and seal the frame glue film, correspond on the black matrix the position of sealing the frame glue film is provided with at least one and runs through the hole of black matrix. Do benefit to the utility model provides a liquid crystal display panel can realize reducing the non - display area's of the liquid crystal display panel area, complies with the purpose of the narrow limit development demand of the liquid crystal display panel.

Description

A kind of display panels and display device
Technical field
This utility model is related to display panels manufacturing technology, more particularly to a kind of display panels and display dress Put.
Background technology
With the continuous development of the technologies such as technique, equipment, material, increasing electronic equipment has LCD Plate, for example, the information enquiry machine in public place hall, computer of the user used in daily life work, mobile phone etc..
At present, it is in existing display panels to be integrated with gate driver circuit (GIA, gate driver in more Array), shown with driving display panels to carry out image.Fig. 1 is a kind of structural representation of existing display panels Figure.Referring to Fig. 1, the display panels include array base palte 10, the color membrane substrates 20 opposed with array base palte 10 and envelope frame Glue-line 30.Array base palte 10 includes the first viewing area 11 and the first non-display area 12 around the first viewing area 11. The array base palte 10 is provided with gate driver circuit (in Fig. 1 in first non-display area 12 on the surface of color membrane substrates 20 It is not shown), the gate driver circuit includes multiple thin film transistor (TFT)s 13.The color membrane substrates 20 include the second viewing area 21 and Around the second non-display area 22 of the second viewing area 21.Color membrane substrates 20 are provided with black on the surface of array base palte 10 Matrix 23, black matrix 23 cover the second viewing area 21 and the second non-display area 22.The sealed plastic box layer 30 is arranged at color film Between substrate 20 and array base palte 10, the color membrane substrates 20 are bonded as one with the array base palte 10.Sealed plastic box layer 30 exists Projection on array base palte 10 is located in the first non-display area 12, and its projection on color membrane substrates 20 is non-aobvious positioned at second Show in region 22.For the display panels of this structure, when making, first on array base palte 10, formation raster data model is electric Road 13, then sealed plastic box layer 30 is coated with gate driver circuit (including thin film transistor (TFT) 13), finally beneficial to ultraviolet light (UV) edge Direction (i.e. the direction of arrow in figure) the irradiating liquid crystal display floater of color membrane substrates 20 is pointed to by array base palte 10, to solidify the envelope frame Glue-line 30.
For existing display panels, to guarantee that the sealed plastic box layer can reach good solidification purpose when making, Need by the more loose of the multiple thin film transistor (TFT) arrangements in the first non-display area inner grid drive circuit, so that purple Outer light can pass through the gate driver circuit and be irradiated on sealed plastic box layer.Undoubtedly, so arrange narrow with display panels The development trend on side is disagreed.
Utility model content
This utility model provides a kind of display panels and display device, to realize that diminution display panels are non-aobvious Show the area in region, comply with the purpose of the narrow side growth requirement of display panels.
In a first aspect, this utility model provides a kind of display panels, the display panels include:Color film base The plate array base palte opposed with the color membrane substrates;The array base palte includes the first viewing area and surrounds described first First non-display area of viewing area, the array base palte are arranged in first non-display area on the color membrane substrates surface There is gate driver circuit, the gate driver circuit includes at least two thin film transistor (TFT)s;The color membrane substrates include that second shows Show region and the second non-display area around second viewing area, the color membrane substrates are near the array base palte Black matrix is provided with surface, the black matrix covers second viewing area and second non-display area;
Sealed plastic box layer is provided between first non-display area and second non-display area;
In the black matrix, the position of the correspondence sealed plastic box layer is provided with least one through the described of the black matrix Hole.
Further, in second non-display area in the black matrix described hole area sum and described second In non-display area, the ratio of the black matrix area is more than or equal to 30%.
Further, at least two described holes for running through the black matrix are provided with the black matrix;
The described at least two hole arrangement form city wall structures for running through the black matrix.
Further, projection of the sealed plastic box layer on the color membrane substrates falls completely within the black matrix in the coloured silk In projection in ilm substrate.
Further, along the sealed plastic box layer thickness direction, it is provided with the width in the black matrix region of described hole More than the thickness of the sealed plastic box layer.
Further, also including at least one of which metal level;
The metal level is arranged between the sealed plastic box layer and the gate driver circuit, and electric with the raster data model Road is electrically insulated.
Further, also including at least one of which insulating barrier, the insulating barrier is arranged at least one of which metal level and institute State between gate driver circuit.
Further, the metal level is electrically connected with the common electrode layer in first viewing area.
Further, the insulating barrier is to extend to the flat of first non-display area by first viewing area Change layer.
Second aspect, this utility model additionally provide a kind of display device, and the display device includes that this utility model is implemented Arbitrary described display panels that example is provided.
This utility model arranges at least one through the hole of black matrix by the position of the correspondence sealed plastic box layer in black matrix Hole, when sealed plastic box layer is solidified, the direction irradiating liquid crystal display floater of array base palte is pointed on ultraviolet light (UV) edge by color membrane substrates, Ultraviolet light (UV) is irradiated to sealed plastic box layer through the hole in black matrix, so need not will be multiple thin in gate driver circuit Film transistor loose arrangement, it becomes possible to solidify sealed plastic box layer well, solve existing display panels, in order to well Solidification sealed plastic box layer, need by the multiple thin film transistor (TFT)s arrangements in the first non-display area inner grid drive circuit compared with For loose, so that ultraviolet light can pass through the gate driver circuit and be irradiated on sealed plastic box layer, it is impossible to meet liquid crystal display The problem of the narrow side growth requirement of panel, realizes the area for reducing display panels non-display area, complies with liquid crystal display The purpose of the narrow side growth requirement of panel.
Description of the drawings
Fig. 1 is a kind of structural representation of existing display panels;
Fig. 2 a are a kind of structural representations of the display panels provided in this utility model embodiment one;
Fig. 2 b are the cross-sectional views of the A1-A2 along Fig. 2 a;
Fig. 3 is that a kind of partial structurtes of the black matrix provided in this utility model embodiment one are illustrated;
Fig. 4 is a kind of position relationship schematic diagram of black matrix and sealed plastic box layer provided in this utility model embodiment one;
Fig. 5 is a kind of structural representation of the display panels provided in this utility model embodiment two;
Fig. 6 is a kind of structural representation of the display floater provided in this utility model embodiment three.
Specific embodiment
Further to illustrate that this utility model is to reach technological means and effect that predetermined utility model purpose is taken, Below in conjunction with accompanying drawing and preferred embodiment, to according to the utility model proposes a kind of display panels and display device Specific embodiment, structure, feature and its effect, describe in detail as after.
Embodiment one
Fig. 2 a are a kind of structural representation of display panels that this utility model embodiment one is provided.Fig. 2 b are along figure The cross-sectional view of A1-A2 in 2a.Referring to Fig. 2 a and Fig. 2 b, the display panels include:Color membrane substrates 20, and color film The opposed array base palte 10 of substrate 20;Array base palte 10 includes the first viewing area 11 and around the of the first viewing area 11 One non-display area 12, array base palte 10 are provided with grid drive in first non-display area 12 on the surface of color membrane substrates 20 Galvanic electricity road (not shown in Fig. 2 a and Fig. 2 b), gate driver circuit includes at least two thin film transistor (TFT)s 13;Color membrane substrates 20 are wrapped The second viewing area 21 and the second non-display area 22 around the second viewing area 21 are included, color membrane substrates 20 are near array base Black matrix 23 is provided with the surface of plate 10, black matrix 23 covers the second viewing area 21 and the second non-display area 22;The Sealed plastic box layer 30 is provided between one non-display area 12 and the second non-display area 22;Correspondence sealed plastic box layer 30 in black matrix 23 Position be provided with least one and (five be exemplarily provided with Fig. 2 b through black matrix 23 through the hole 24 of black matrix 23 Hole 24).
The present embodiment technical scheme arranges at least one by the position of the correspondence sealed plastic box layer in black matrix and runs through black square The hole of battle array, when sealed plastic box layer is solidified, ultraviolet light (UV) is along direction (the i.e. arrow in figure that array base palte is pointed to by color membrane substrates Direction) irradiating liquid crystal display floater, ultraviolet light (UV) is irradiated to sealed plastic box layer through the hole in black matrix, so need not be by Multiple thin film transistor (TFT) loose arrangements in gate driver circuit, it becomes possible to solidify sealed plastic box layer well.Using the present embodiment Technical scheme can solve the problem that existing display panels, and in order to be able to solidify sealed plastic box layer well, needs will be non-positioned at first It is more loose that multiple thin film transistor (TFT)s in the inner grid drive circuit of viewing area are arranged, so that ultraviolet light can be passed through The gate driver circuit is irradiated on sealed plastic box layer, is unsatisfactory for the problem of the narrow side growth requirement of display panels.In this reality On the basis of applying a technical scheme, by the multiple thin film transistor (TFT) close-packed arrays in gate driver circuit, will not be to sealed plastic box layer Solidification effect impact, can so reduce the area of display panels non-display area, comply with display panels The purpose of narrow side growth requirement.
Explanation is needed, in concrete setting, the shape of cross section of hole 24 can be circle, triangle, tetragon etc. Other shapes.When two or more holes 24 are provided with black matrix 23, the shape or size of each hole can phases It is same to differ.As long as the hole 24 being able to ensure that in black matrix 23 has good light transmittance.Alternatively, second In non-display area 22 in black matrix 23 the area sum of hole 24 and 23 area of black matrix in the second non-display area 22 ratio Value is more than or equal to 30%.A kind of partial structural diagram of black matrix" that Fig. 3 is given for the present embodiment.Exemplarily, join See Fig. 3, in the black matrix 23, be provided with multiple holes 24 through black matrix 23.24 arrangement form city wall of the plurality of hole is tied Structure.
In design, alternatively, projection of the sealed plastic box layer 30 on color membrane substrates 20 falls completely within black matrix 23 in color film In projection on substrate 20.A kind of sealed plastic box layer and the position relationship schematic diagram of black matrix that Fig. 4 is given for the present embodiment.Example Property, referring to Fig. 4, along 30 layers of thickness direction of sealed plastic box layer, the width a for arranging 23 region of black matrix of hole 24 is more than The thickness b of sealed plastic box layer 30.The benefit for so arranging is may further ensure that when solidifying to sealed plastic box layer 30, ultraviolet light Effectively by the hole 24 in black matrix 23, and can be radiated on sealed plastic box layer 30.
Embodiment two
Fig. 5 is a kind of structural representation of display panels that this utility model embodiment two is provided.With embodiment one The technical scheme of offer is compared, and in the present embodiment, the display panels also include at least one of which metal level.Referring to Fig. 5, the gold Category layer 14 is arranged between sealed plastic box layer 30 and gate driver circuit (i.e. thin film transistor (TFT) 13), and with gate driver circuit (i.e. 13) thin film transistor (TFT) is electrically insulated.
In the present embodiment technical scheme, by arranging metal level between sealed plastic box layer and gate driver circuit, to this When the sealed plastic box layer of display panels is solidified, metal level effectively can be prevented because of ultraviolet light, gate driver circuit In thin film transistor (TFT) because which is internal produce electric current damage.
Further, as shown in figure 5, the display panels can also include at least one of which insulating barrier 15, insulating barrier 15 It is arranged between at least one of which metal level 14 and gate driver circuit.The benefit for so arranging is, using the LCD During plate, prevent between metal level and thin film transistor (TFT), producing signal interference, and then affect gate driver circuit normal work.
Alternatively, metal level 14 is electrically connected with the common electrode layer in the first viewing area 11.So metal level 14 is simultaneously With the effect for reducing common electrode layer resistance.
Further, the insulating barrier 15 is the planarization that the first non-display area 12 is extended to by the first viewing area 11 Layer.The benefit for so arranging is that the insulating barrier 15 adopts identical material in same system with the planarization layer of the first viewing area 11 Complete in making technique, be conducive to simplifying the processing technology of display floater, reduce the cost of manufacture of display floater.
Embodiment three
Fig. 6 is a kind of structural representation of display device that this utility model embodiment three is provided.Referring to Fig. 6, the display Panel 101 includes any one display panels 201 that this utility model embodiment is provided.
The present embodiment technical scheme arranges at least one by the position of the correspondence sealed plastic box layer in black matrix and runs through black square The hole of battle array, when sealed plastic box layer is solidified, ultraviolet light (UV) shows along the direction irradiating liquid crystal that array base palte is pointed to by color membrane substrates Show panel, ultraviolet light (UV) is irradiated to sealed plastic box layer through the hole in black matrix, so need not be by gate driver circuit Multiple thin film transistor (TFT) loose arrangements, it becomes possible to well solidify sealed plastic box layer.Can be solved using the present embodiment technical scheme Certainly existing display panels, in order to solidify sealed plastic box layer well, needs will be driven positioned at the first non-display area inner grid It is more loose that multiple thin film transistor (TFT)s in galvanic electricity road are arranged, so that ultraviolet light can pass through the gate driver circuit and shine It is mapped on sealed plastic box layer, is unsatisfactory for the problem of the narrow side growth requirement of display panels.In the base of the present embodiment technical scheme On plinth, by the multiple thin film transistor (TFT) close-packed arrays in gate driver circuit, shadow will not be caused to the solidification effect of sealed plastic box layer Ring, can so reduce the area of display panels non-display area, comply with the narrow side growth requirement of display panels Purpose.
The above, is only preferred embodiment of the present utility model, not makees any formal to this utility model Restriction, although this utility model is disclosed above with preferred embodiment, but is not limited to this utility model, any ripe Professional and technical personnel is known, in the range of without departing from technical solutions of the utility model, when in the technology using the disclosure above Appearance is made a little change or is modified to the Equivalent embodiments of equivalent variations, as long as being without departing from technical solutions of the utility model Hold, any simple modification, equivalent variations and modification above example made according to technical spirit of the present utility model, still Belong in the range of technical solutions of the utility model.

Claims (10)

1. a kind of display panels, including:The color membrane substrates array base palte opposed with the color membrane substrates;The array base Plate includes the first viewing area and the first non-display area around first viewing area, and the array base palte is near institute Gate driver circuit is provided with first non-display area on the surface for stating color membrane substrates, the gate driver circuit includes At least two thin film transistor (TFT)s;The color membrane substrates include the second viewing area and around the second of second viewing area Non-display area, the color membrane substrates are provided with black matrix on the surface of the array base palte, and the black matrix covers institute State the second viewing area and second non-display area;First non-display area and second non-display area it Between be provided with sealed plastic box layer;Characterized in that,
In the black matrix, the position of the correspondence sealed plastic box layer is provided with least one hole for running through the black matrix.
2. display panels according to claim 1, it is characterised in that the black square in second non-display area In battle array, the area sum of described hole is more than or equal to the ratio of the black matrix area in second non-display area 30%.
3. display panels according to claim 2, it is characterised in that be provided with least two in the black matrix and pass through Wear the described hole of the black matrix;
The described at least two described hole arrangement form city wall structures for running through the black matrix.
4. display panels according to claim 3, it is characterised in that the sealed plastic box layer is on the color membrane substrates Projection fall completely within the black matrix in the projection on the color membrane substrates.
5. display panels according to claim 4, it is characterised in that along the sealed plastic box layer thickness direction, The width for being provided with the black matrix region of described hole is more than the thickness of the sealed plastic box layer.
6. display panels according to claim 5, it is characterised in that also including at least one of which metal level;
The metal level is arranged between the sealed plastic box layer and the gate driver circuit, and electric with the gate driver circuit Insulation.
7. display panels according to claim 6, it is characterised in that also including at least one of which insulating barrier, it is described absolutely Edge layer is arranged between at least one of which metal level and the gate driver circuit.
8. display panels according to claim 7, it is characterised in that the metal level and first viewing area Interior common electrode layer electrical connection.
9. display panels according to claim 8, it is characterised in that the insulating barrier is by first viewing area Domain extends to the planarization layer of first non-display area.
10. a kind of display device, it is characterised in that including the arbitrary described display panels of claim 1-9.
CN201621087675.5U 2016-09-28 2016-09-28 Liquid crystal display panel and display device Active CN206096692U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201621087675.5U CN206096692U (en) 2016-09-28 2016-09-28 Liquid crystal display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201621087675.5U CN206096692U (en) 2016-09-28 2016-09-28 Liquid crystal display panel and display device

Publications (1)

Publication Number Publication Date
CN206096692U true CN206096692U (en) 2017-04-12

Family

ID=58481000

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201621087675.5U Active CN206096692U (en) 2016-09-28 2016-09-28 Liquid crystal display panel and display device

Country Status (1)

Country Link
CN (1) CN206096692U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107844004A (en) * 2017-11-01 2018-03-27 昆山龙腾光电有限公司 A kind of liquid crystal display device
CN111968992A (en) * 2019-05-20 2020-11-20 瀚宇彩晶股份有限公司 Display device
US11194188B2 (en) 2018-11-27 2021-12-07 Au Optronics Corporation Display panel, driver circuit, and manufacturing method of display panel
CN114967211A (en) * 2022-04-07 2022-08-30 惠科股份有限公司 Display panel and display device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107844004A (en) * 2017-11-01 2018-03-27 昆山龙腾光电有限公司 A kind of liquid crystal display device
CN107844004B (en) * 2017-11-01 2021-02-19 昆山龙腾光电股份有限公司 Liquid crystal display device
US11194188B2 (en) 2018-11-27 2021-12-07 Au Optronics Corporation Display panel, driver circuit, and manufacturing method of display panel
CN111968992A (en) * 2019-05-20 2020-11-20 瀚宇彩晶股份有限公司 Display device
CN114967211A (en) * 2022-04-07 2022-08-30 惠科股份有限公司 Display panel and display device

Similar Documents

Publication Publication Date Title
CN104330915B (en) A kind of array base palte, liquid crystal display panel and display device
CN104834146B (en) A kind of display device, its production method, its driving method and display device
CN206096692U (en) Liquid crystal display panel and display device
CN104335111B (en) Liquid crystal indicator
CN109037239A (en) A kind of array substrate and preparation method thereof, display panel
CN104090405B (en) Tiled display panel and display device
CN104570461B (en) A kind of liquid crystal display panel and preparation method thereof, display device
CN203365869U (en) Array substrate and display device
CN206833100U (en) Display panel and display device
CN103474436B (en) A kind of array base palte and preparation method thereof, display unit
CN1277143C (en) Liquid crystal displaydevice and producing method thereof and electronic equipment
CN104241327B (en) Display device
CN106019688A (en) Visual angle control element and manufacturing method thereof, and liquid crystal display device
CN105047686A (en) Array substrate, display panel, and display device
CN106200162A (en) A kind of array base palte, display floater and display device
CN203133452U (en) Array substrate and liquid crystal display device
CN102135675A (en) Liquid crystal display panel and manufacturing method thereof
CN107844004A (en) A kind of liquid crystal display device
TWI691775B (en) Closed display plasma module and manufacturing method thereof
CN106298809B (en) Thin-film transistor array base-plate and preparation method thereof, liquid crystal display device
CN111722431B (en) Display panel and display device
CN103163699B (en) For capacitor and the liquid crystal display of non-crystalline silicon grid drive circuit
CN203519954U (en) Array substrate and display device
CN104216193A (en) Electronic paper module, electronic paper display device and electronic paper module manufacturing method
CN103928471B (en) A kind of array base palte and preparation method thereof, display device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: 215301 No. 1, Longteng Road, Kunshan Development Zone, Jiangsu, Suzhou

Patentee after: Kunshan Longteng Au Optronics Co

Address before: 215301 No. 1, Longteng Road, Kunshan Development Zone, Jiangsu, Suzhou

Patentee before: Kunshan Longteng Optronics Co., Ltd.