CN205334018U - Array substrate and display device - Google Patents
Array substrate and display device Download PDFInfo
- Publication number
- CN205334018U CN205334018U CN201620085803.6U CN201620085803U CN205334018U CN 205334018 U CN205334018 U CN 205334018U CN 201620085803 U CN201620085803 U CN 201620085803U CN 205334018 U CN205334018 U CN 205334018U
- Authority
- CN
- China
- Prior art keywords
- area
- array base
- base palte
- layer
- electrode layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The utility model provides an array substrate and display device, this array substrate include the substrate base plate, the substrate base plate includes display area and non - display area, non - display area seals the gluey first region of frame and lies in including being used for setting up first region with second area between the display area, be provided with black matrix layer on the substrate base plate, just black matrix layer sets up at least on the second area. The utility model provides an array substrate through set up black matrix layer at display area and between the first region that is used for encapsulating, can effectively reduce because the setting prevents an oriented membrane and a hourglass optical phenomena that the safe region of frame gel phase contact led to the fact through this black matrix layer.
Description
Technical field
This utility model relates to display field, particularly relates to a kind of array base palte and display device。
Background technology
Display panels has the features such as volume is little, low in energy consumption, radiationless, manufacturing cost is relatively low, occupies leading position in current flat panel display market。
Display panels mainly includes array base palte, color membrane substrates and be sealed in the liquid crystal layer between array base palte and color membrane substrates by sealed plastic box (Sealant), wherein, color membrane substrates is conventionally formed with chromatic filter layer, the structures such as black matrix, array base palte is formed thin film transistor (TFT), grid line, data wire, the structures such as pixel electrode, on array base palte and color membrane substrates, it is equipped with the alignment films towards liquid crystal layer simultaneously, in concrete manufacturing process, for ensureing the high reliability of display panels, alignment films generally to retain certain safe distance (namely preventing the safety zone that alignment films contacts with sealed plastic box) with sealed plastic box, and so can cause the liquid crystal No yield point being positioned at safety zone, thus the problem being susceptible to light leak in dark-state situation, especially for Vehicular display device, in order to prevent the generation of start white line, generally adopt the black matrix (BM) of high impedance, but its optical density (OD) (OD value) is lower than common BM, light-proofness is poor, it is further exacerbated by light leakage phenomena。
Utility model content
(1) to solve the technical problem that
The technical problems to be solved in the utility model is: how to reduce the light leakage phenomena owing to setting prevents the safety zone that alignment films contacts from causing with sealed plastic box。
(2) technical scheme
For solving above-mentioned technical problem, the technical solution of the utility model provides a kind of array base palte, including underlay substrate, described underlay substrate includes viewing area and non-display area, described non-display area includes the first area for arranging sealed plastic box and the second area between described first area and described viewing area, wherein, described underlay substrate is provided with black matrix layer, and described black matrix layer is at least provided with on described second area。
Preferably, described array base palte includes the grid layer, gate insulator, active layer, source-drain layer and the pixel electrode layer that are arranged on described underlay substrate。
Preferably, described array base palte also includes the chromatic filter layer being arranged on described underlay substrate, and described black matrix layer is additionally arranged on described viewing area。
Preferably, described black matrix layer at the thickness of described second area more than the thickness in described viewing area。
Preferably, described array base palte also includes the protective layer being arranged on described underlay substrate, and described protective layer is at least provided with on described viewing area。
Preferably, described protective layer is additionally arranged on described second area, and the thickness that described protective layer is in described viewing area is more than the thickness at described second area。
Preferably, described protective layer is arranged on outside described second area。
Preferably, described array base palte also includes the common electrode layer being arranged on described underlay substrate and the insulating barrier insulated mutually by described pixel electrode layer with described common electrode layer, and the described insulating barrier described pixel electrode layer and described common electrode layer insulated mutually is at least provided with on described viewing area。
Preferably, described the insulating barrier that described pixel electrode layer and described common electrode layer insulate mutually is additionally arranged on described second area, and the thickness that the described insulating barrier described pixel electrode layer and described common electrode layer insulated mutually is in described viewing area is more than the thickness at described second area。
Preferably, described the insulating barrier that described pixel electrode layer and described common electrode layer insulate mutually is arranged on described second area outside。
For solving above-mentioned technical problem, this utility model additionally provides a kind of display device, including above-mentioned array base palte。
(3) beneficial effect
The array base palte that this utility model provides, by arranging black matrix layer in viewing area and between the first area that encapsulates, can effectively reduce the light leakage phenomena owing to setting prevents the safety zone that alignment films contacts from causing with sealed plastic box by this black matrix layer。
Accompanying drawing explanation
Fig. 1 is the schematic diagram of a kind of array base palte that this utility model embodiment provides；
Fig. 2 is the partial schematic diagram of the another kind of array base palte that this utility model embodiment provides；
Fig. 3～5 are a kind of schematic diagrams making protective layer that this utility model embodiment provides；
Fig. 6 is the thickness graph of a relation with OD value of black matrix layer；
Fig. 7 is the partial schematic diagram of another array base palte that this utility model embodiment provides；
Fig. 8～12 are a kind of schematic diagrams making insulating barrier that this utility model embodiment provides。
Detailed description of the invention
Below in conjunction with drawings and Examples, detailed description of the invention of the present utility model is described in further detail。Following example are used for illustrating this utility model, but are not limited to scope of the present utility model。
This utility model embodiment provides a kind of array base palte, this array base palte includes underlay substrate, described underlay substrate includes viewing area and non-display area, described non-display area includes the first area for arranging sealed plastic box and the second area between described first area and described viewing area, wherein, described underlay substrate is provided with black matrix layer, and described black matrix layer is at least provided with on described second area。
The array base palte that this utility model embodiment provides, by arranging black matrix layer in viewing area and between the first area that encapsulates, can effectively reduce the light leakage phenomena owing to setting prevents the safety zone that alignment films contacts from causing with sealed plastic box by this black matrix layer。
Wherein, array base palte in this utility model embodiment can be the tft array substrate in display panels, referring to Fig. 1, Fig. 1 is the schematic diagram of a kind of array base palte that this utility model embodiment provides, this array base palte includes underlay substrate 100, and described underlay substrate 100 includes viewing area 1 and non-display area；
Wherein, viewing area 1 being provided with display structure 200, it can include the structures such as grid layer, gate insulator, active layer, active layer, source-drain layer and pixel electrode layer；
Described non-display area includes for arranging the first area 2 (namely for being coated with the packaging area of sealed plastic box) of sealed plastic box and the second area 3 (namely preventing the safety zone that alignment films contacts with sealed plastic box) between described first area 1 and described viewing area 2, wherein, this described second area is provided with black matrix layer 300, by this black matrix layer 300, it is possible to prevent the phenomenon of light leak during the dark-state caused owing to being not provided with alignment films on this second area。
Wherein, the array base palte of embodiment of the present invention can be the array base palte being not provided with chromatic filter layer, and the display panels namely formed for this array base palte, the chromatic filter layer for filtering is arranged on the color membrane substrates relative with this array base palte。
Preferably, array base palte in this utility model embodiment can be the array base palte of COA (ColorFilterOnArray) pattern, its chromatic filter layer also including being arranged on viewing area, in addition, black matrix layer on array base palte is additionally arranged on described viewing area, to avoid occurring between neighbor in viewing area crosstalk。
For above-mentioned array base palte, black matrix layer therein can adopt different thickness in viewing area with second area, preferably, in order to reduce the phenomenon of light leak further, described black matrix layer at the thickness of described second area more than the thickness in described viewing area。
Such as, for array base palte has the product of the protective layer (PL layer) adopting organic material to be formed, when preparing this protective layer, the protective layer on the safety zone outside viewing area thinning (as hollowing out formation pit) can be will be located in by mask plate (mask) exposure technology, and the thickness that is positioned at the protective layer of viewing area is constant, make the protective layer thickness in viewing area more than the thickness at second area, carry out BM coating more thereon to make, thus thicker black matrix layer can be obtained on safety zone, and the thickness being positioned at the black matrix layer of viewing area does not increase；
Referring to Fig. 2, Fig. 2 is the partial schematic diagram of the another kind of array base palte that this utility model embodiment provides, this array base palte is the array base palte of COA (ColorFilterOnArray) pattern, it includes underlay substrate 100, underlay substrate 100 includes viewing area 1 and non-display area, non-display area includes for arranging the first area 2 of sealed plastic box and the second area 3 between first area 2 and viewing area 1, underlay substrate 100 is provided with grid layer 201, gate insulator 202, active layer, source-drain layer, protective layer 203, pixel electrode layer, the insulating barrier (PVX layer) 204 that pixel electrode layer and common electrode layer are insulated mutually, common electrode layer, the structures such as black matrix layer 300 and chromatic filter layer；
Wherein, protective layer 300 is arranged on the display region, and is positioned at outside second area, such that it is able to make black matrix layer 300 at the thickness of second area 3 more than the thickness in viewing area 1；
Specifically; when making the protective layer of above-mentioned array base palte; as shown in Figure 3; it is initially formed a layer photoetching glue thin film 230, is then exposed technique as shown in Figure 4, make the part being positioned at viewing area in photoresist film 230 not expose; and it is positioned at the Partial exposure of first area and second area; again as it is shown in figure 5, removed the photoresist film being positioned at first area and second area by developing process, thus obtaining required protective layer 203；
Fig. 6 is the thickness graph of a relation with OD value of black matrix layer, wherein, when the thickness of black matrix layer is 0.64, its OD value is 2.35, when the thickness of black matrix layer is 0.80, its OD value is 2.85, when the thickness of black matrix layer is 1.10, its OD value is 3.9, can speculate further from the relation shown in Fig. 6, when the thickness of black matrix layer is 1.15, its OD value is 4.0；
Such as, for protective layer not being carried out thinning structure, when forming the black matrix layer that thickness is 1.2um on the protection layer, relation according to Fig. 6, its OD value about 4.17, according to formula OD=log (1/trans), its transmitance is 0.0068%, and for the structure shown in Fig. 2, owing to the thickness of usual protective layer is 1.7um, therefore, when the black matrix layer thickness in viewing area is 1.2um, it is 2.9um at the thickness of second area, its OD value is up to 10.2 (OD value reaches about 4.8 can significantly improve light leak), its transmitance about 0.00000158%, can high degree reduce occur BM light leak probability。
In addition, for array base palte does not have the product of protective layer, the insulating barrier between pixel electrode layer and common electrode layer can be utilized to form above-mentioned black matrix layer, when making this insulating barrier (PVX layer), mask plate (mask) exposure technology can be passed through by thinning for the insulating barrier on the safety zone outside viewing area (as hollowing out formation pit), and the thickness that is positioned at the insulating barrier of viewing area is constant, make the insulating barrier thickness in viewing area more than the thickness at second area, carry out BM coating more thereon to make, thus thicker black matrix layer can be obtained on safety zone, and the thickness being positioned at the black matrix layer of viewing area does not increase；
Referring to Fig. 7, Fig. 7 is the partial schematic diagram of another array base palte that this utility model embodiment provides, this array base palte is the array base palte of COA (ColorFilterOnArray) pattern, it includes underlay substrate 100, underlay substrate 100 includes viewing area 1 and non-display area, non-display area includes for arranging the first area 2 of sealed plastic box and the second area 3 between first area 2 and viewing area 1, underlay substrate 100 is provided with grid layer 201, gate insulator 202, active layer, source-drain layer, pixel electrode layer, the insulating barrier (PVX layer) 204 that pixel electrode layer and common electrode layer are insulated mutually, common electrode layer, the structures such as black matrix layer 300 and chromatic filter layer；
Wherein, insulating barrier (PVX layer) 204 is arranged on the display region, and is positioned at outside second area, such that it is able to make black matrix layer 300 at the thickness of second area 3 more than the thickness in viewing area 1；
Specifically, when making the insulating barrier of above-mentioned array base palte, as shown in Figure 8, first PECVD (plasma enhanced chemical vapor deposition method) can be adopted to form one layer of PVX thin film 240, then one layer of positive photoresist thin film 400 it is formed on as shown in Figure 9, then technique it is exposed as shown in Figure 10, the part being positioned at viewing area in photoresist film 400 is made not expose, and it is positioned at the Partial exposure of first area and second area, develop as shown in figure 11 afterwards, then PVX thin film 240 is performed etching technique, remove remaining photoresist again, obtain insulating barrier 204 as shown in figure 12；
Owing to the thickness of usual insulating barrier (PVX layer) is 0.6um, therefore, when the black matrix layer thickness in viewing area is 1.2um, it is 1.8um at the thickness of second area, its OD value is up to 6.26, its transmitance about 0.000055%, it is possible to the probability reducing generation BM light leak of high degree。
This utility model embodiment further provides a kind of display device, including above-mentioned array base palte。Wherein, the display device that this utility model embodiment provides can be any product with display function or the parts such as note-book computer display screen, display, TV, DPF, mobile phone, panel computer。
Embodiment of above is merely to illustrate this utility model; and be not limitation of the utility model; those of ordinary skill about technical field; when without departing from spirit and scope of the present utility model; can also make a variety of changes and modification; therefore all equivalent technical schemes fall within category of the present utility model, and scope of patent protection of the present utility model should be defined by the claims。
Claims (11)
1. an array base palte, including underlay substrate, described underlay substrate includes viewing area and non-display area, described non-display area includes the first area for arranging sealed plastic box and the second area between described first area and described viewing area, it is characterized in that, described underlay substrate is provided with black matrix layer, and described black matrix layer is at least provided with on described second area。
2. array base palte according to claim 1, it is characterised in that described array base palte includes the grid layer, gate insulator, active layer, source-drain layer and the pixel electrode layer that are arranged on described underlay substrate。
3. array base palte according to claim 2, it is characterised in that described array base palte also includes the chromatic filter layer being arranged on described underlay substrate, and described black matrix layer is additionally arranged on described viewing area。
4. array base palte according to claim 3, it is characterised in that described black matrix layer at the thickness of described second area more than the thickness in described viewing area。
5. array base palte according to claim 4, it is characterised in that described array base palte also includes the protective layer being arranged on described underlay substrate, described protective layer is at least provided with on described viewing area。
6. array base palte according to claim 5, it is characterised in that described protective layer is additionally arranged on described second area, and the thickness that described protective layer is in described viewing area is more than the thickness at described second area。
7. array base palte according to claim 5, it is characterised in that described protective layer is arranged on outside described second area。
8. array base palte according to claim 4, it is characterized in that, described array base palte also includes the common electrode layer being arranged on described underlay substrate and the insulating barrier insulated mutually by described pixel electrode layer with described common electrode layer, and the described insulating barrier described pixel electrode layer and described common electrode layer insulated mutually is at least provided with on described viewing area。
9. array base palte according to claim 8, it is characterized in that, described the insulating barrier that described pixel electrode layer and described common electrode layer insulate mutually is additionally arranged on described second area, and the thickness that the described insulating barrier described pixel electrode layer and described common electrode layer insulated mutually is in described viewing area is more than the thickness at described second area。
10. array base palte according to claim 8, it is characterised in that described the insulating barrier that described pixel electrode layer and described common electrode layer insulate mutually is arranged on described second area outside。
11. a display device, it is characterised in that include the arbitrary described array base palte of claim 1-10。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620085803.6U CN205334018U (en) | 2016-01-28 | 2016-01-28 | Array substrate and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620085803.6U CN205334018U (en) | 2016-01-28 | 2016-01-28 | Array substrate and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205334018U true CN205334018U (en) | 2016-06-22 |
Family
ID=56320022
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201620085803.6U Active CN205334018U (en) | 2016-01-28 | 2016-01-28 | Array substrate and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205334018U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018141156A1 (en) * | 2017-02-04 | 2018-08-09 | 京东方科技集团股份有限公司 | Array substrate and fabrication method therefor |
-
2016
- 2016-01-28 CN CN201620085803.6U patent/CN205334018U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018141156A1 (en) * | 2017-02-04 | 2018-08-09 | 京东方科技集团股份有限公司 | Array substrate and fabrication method therefor |
| US11088184B2 (en) | 2017-02-04 | 2021-08-10 | Boe Technology Group Co., Ltd. | Array substrate and method of manufacturing the same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101825814B (en) | TFT (Thin Film Transistor)-LCD (Liquid Crystal Display) array baseplate and manufacturing method thereof | |
| JP6863905B2 (en) | Display board, display panel, display device, and manufacturing method of display board and display panel | |
| CN103076699B (en) | A kind of display panel and display device | |
| JP6342132B2 (en) | Array substrate, display panel, and array substrate manufacturing method | |
| CN104062794B (en) | Mask plate and ultraviolet mask plate, the manufacture method of array base palte | |
| CN102983135B (en) | The preparation method of a kind of array base palte, display unit and array base palte | |
| CN104656293A (en) | Liquid crystal display panel, manufacturing method of liquid crystal display panel, as well as display device | |
| CN105068373A (en) | Manufacturing method of TFT (Thin Film Transistor) substrate structure | |
| CN103681488A (en) | Array substrate, manufacturing method thereof and display device | |
| CN103325732A (en) | COA substrate and manufacturing method and display device of COA substrate | |
| CN101520599A (en) | Mask, design method thereof, as well as method for manufacturing array substrates thereby | |
| CN102929060B (en) | Array substrate, fabrication method of array substrate, and display device | |
| CN103454815B (en) | Display panel and manufacture method, display unit | |
| CN103838044B (en) | Substrate and its manufacture method, display device | |
| CN102736325A (en) | Pixel structure and manufacturing method and display device of same | |
| CN105655292A (en) | Liquid crystal display panel, array substrate and manufacturing method thereof | |
| CN105655290A (en) | Liquid crystal display panel, array substrate and manufacturing method thereof | |
| CN104678643A (en) | Manufacturing methods of display base plate and display panel | |
| CN110221490A (en) | Array substrate and preparation method thereof and display device | |
| CN106353944A (en) | Array base plate, manufacturing method of array base plate, display panel and display device | |
| CN105097840A (en) | Array substrate, manufacturing method therefor, liquid crystal display panel, and display device | |
| CN103728797A (en) | Display panel, production method thereof and display device | |
| CN203259747U (en) | Array substrate and displaying device | |
| US20190094428A1 (en) | Display substrate, manufacturing method thereof and display panel | |
| CN103676390A (en) | Array base plate, manufacturing method thereof, and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |