CN205232197U - Pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator - Google Patents

Pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator Download PDF

Info

Publication number
CN205232197U
CN205232197U CN201521018194.4U CN201521018194U CN205232197U CN 205232197 U CN205232197 U CN 205232197U CN 201521018194 U CN201521018194 U CN 201521018194U CN 205232197 U CN205232197 U CN 205232197U
Authority
CN
China
Prior art keywords
fpga
crystal oscillator
temperature crystal
frequency
10mhz
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201521018194.4U
Other languages
Chinese (zh)
Inventor
沈维聪
朱亮
刘青霞
刘义菊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan University of Technology WUT
Original Assignee
Wuhan University of Technology WUT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan University of Technology WUT filed Critical Wuhan University of Technology WUT
Priority to CN201521018194.4U priority Critical patent/CN205232197U/en
Application granted granted Critical
Publication of CN205232197U publication Critical patent/CN205232197U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The utility model relates to a pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator, it is by constituteing with consecutive 10MHz constant temperature crystal resonator, the inside phase -locked loop of FPGA, frequency divider module, the frequency multiplier module of the signal of telecommunication. The utility model discloses utilize inside phase -locked loop of FPGA and 10MHz constant temperature crystal oscillator, realized high accuracy high stability pulse signal source low -costly, can set up output frequence wantonly in certain frequency range.

Description

A kind of pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator
Technical field
The utility model relates to a kind of high precision high stability degree pulse signal source module based on FPGA and 10MHz constant-temperature crystal oscillator, by the frequency translation of fpga chip, the high accurate clock signal of 10MHz is transformed into the high accurate clock signal of multi-frequency.
Background technology
FPGA and field programmable gate array, it is the product substantially further developed at programming devices such as PAL, GAL, EPLD.It occurs as a kind of semi-custom circuit in integrated circuit (ASIC) field of effect, has both solved the deficiency of determining circuit, has overcome again the shortcoming that original programming device gate circuit number is limited.
In Electronic Design, often need an oscillation source as the clock reference of whole system, common crystals and oscillating circuit are conventional oscillation sources, but the frequency of oscillation of common crystals and oscillating circuit is all easily subject to the impact of ambient temperature.Constant-temperature crystal oscillator has the ability of resisting temperature interference, can in different ambient temperatures stable oscillation stationary vibration frequency, the pulse signal source of high accuracy, high stability is the benchmark of electronic equipment accuracy of measurement, particularly conclusive especially in the measurement relevant to time parameter.Due in manufacturing cost, the constant-temperature crystal oscillator specification on market is less, and common only has 10M, 20M etc., obtain the stabilizing clock of other frequency, and cost is often very large, sometimes even cannot obtain.
Summary of the invention
Technical problem underlying to be solved in the utility model is: provide a kind of high precision high stability degree pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator, can be produced the high-precision oscillating source of various various criterion frequency by this signal source.
The technical scheme that the utility model solves the employing of its technical problem is: be made up of the 10MHz constant-temperature crystal oscillator device be connected successively with the signal of telecommunication, the inner phase-locked loop of FPGA, allocator module, frequency multiplier module.
Described 10MHz constant-temperature crystal oscillator device, adopts SYN025-10MHz.
Described fpga chip, adopts EP2C5T144C8N.
Described allocator module, it is 10X/YMHz that the clock frequency that phase-locked loop exports is carried out the square-wave signal frequency that frequency division exports by it, and frequency X and divide ratio Y is integer.
Described frequency multiplier module, input signal is stablized the output of frequency multiplication by it, and frequency is 1-65535.
The utility model compared with prior art has following main advantage:
The utility model produces the clock signal of 10MHz standard frequency by the constant-temperature crystal oscillator of 10M, produces the high-precision oscillating source of multiple standard frequency, such as conventional 1Hz, 32768Hz, 8MHz, 12MHz etc. through the frequency translation of FPGA.Be very suitable for clock request high, cost requirement is low, the occasion that can work alone.
Utilize the FPGA (Field Programmable Gate Array) of FPGA and phase-locked loop and 10MHz constant-temperature crystal oscillator, achieve high precision high stability degree pulse signal source at low cost.Within the scope of certain frequency, output frequency can be set arbitrarily.
Accompanying drawing explanation
Fig. 1 is structured flowchart of the present utility model.
Embodiment
The utility model is a kind of high precision high stability degree pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator, its principal character is the clock signal being produced 10MHz standard frequency by the constant-temperature crystal oscillator of 10MHz, then is produced the high-precision oscillating source of multiple standard frequency by the frequency translation of FPGA.Such as conventional 1Hz, 32768Hz, 8MHz, 12MHz etc.The pulse signal source of high accuracy, high stability is the benchmark of electronic equipment accuracy of measurement, particularly conclusive especially in the measurement relevant to time parameter.Due in manufacturing cost, constant-temperature crystal oscillators most is on the market all 10MHz, obtain the stabilizing clock of other frequency, and cost is often very large, sometimes even cannot obtain.The utility model utilizes the inner phase-locked loop of FPGA and phase-locked loop and 10MHz constant-temperature crystal oscillator, achieves high precision high stability degree pulse signal source at low cost.Within the scope of certain frequency, output frequency can be set arbitrarily.
Below in conjunction with embodiment and accompanying drawing, the utility model is described in further detail.
The high precision high stability degree pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator that the utility model provides, as shown in Figure 1: be made up of the 10MHz constant-temperature crystal oscillator device be connected successively with the signal of telecommunication, the inner phase-locked loop of FPGA, allocator module, frequency multiplier module.
Described 10MHz constant-temperature crystal oscillator device, can commercially buy, the 10MHz constant-temperature crystal oscillator device etc. of such as SYN025-10MHz or other high precision high stability degree.This constant-temperature crystal oscillator device produces the clock signal of the 10MHz of standard, by pressure limiting circuit, clock signal crest voltage is limited to 3.3V.Stability and the precision of the stability of all output pulses and precision and 10MHz constant-temperature crystal oscillator device are consistent.
Described pressure limiting circuit is made up of current-limiting resistance and 3.3V voltage-stabiliser tube.
Described fpga chip, can commercially buy, such as EP2C5T144C8N or other inner fpga chip etc. containing phase-locked loop.This chip includes phase-locked loop, phase-locked loop input signal is the clock signal of the 10MHz that constant-temperature crystal oscillator produces, input clock signal can frequency multiplication be exported by inner phase-locked loop, frequency can configure, the output clock frequency of phase-locked loop is 10X (X is frequency) MHz, and clock signal is as the system clock of FPGA.
Described allocator module, under coordinating with fpga chip (EP2C5T144C8N), the clock frequency that phase-locked loop exports can be carried out frequency division, the divide ratio changing allocator module can export the standard block signal of multiple different frequency, suppose that divide ratio is Y, then output signal frequency is 10X/Y (X and Y is integer) MHz.
Described frequency multiplier module, under coordinating with fpga chip (EP2C5T144C8N), the signal that allocator module exports can be carried out stable frequency multiplication, Clock Multiplier Factor is 1-65535, if frequency divider exports the square wave of 1Hz standard frequency, the square wave of 1-65535Hz standard frequency can be exported by the Clock Multiplier Factor changing frequency multiplier.Suppose that Clock Multiplier Factor is Z (span 1-65535), divide ratio is Y, then frequency multiplier exports square-wave signal frequency is 10X*Z/YMHz.Variable frequency range: 0.5Hz ~ 320MHz, this variable frequency range is not necessarily continuous.
The above-mentioned high precision high stability degree pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator that the utility model provides, its course of work is: the programmable logic cells and the clock phase-locked loop that utilize fpga chip inside, frequency multiplication and frequency division are carried out to the clock signal of fpga chip, thus obtains various different clock signal.Because the clock signal exported all comes from the work clock of fpga chip, therefore using constant-temperature crystal oscillator as the clock of fpga chip, thus ensure that stability and the precision of all output signals.

Claims (5)

1., based on a pulse signal source for FPGA and 10MHz constant-temperature crystal oscillator, it is characterized in that being made up of the 10MHz constant-temperature crystal oscillator device be connected successively with the signal of telecommunication, the inner phase-locked loop of FPGA, allocator module, frequency multiplier module.
2. the pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator according to claim 1, is characterized in that described 10MHz constant-temperature crystal oscillator device, adopts SYN025-10MHz constant-temperature crystal oscillator device.
3. the pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator according to claim 1, is characterized in that described fpga chip, adopts EP2C5T144C8N chip.
4. the pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator according to claim 1, it is characterized in that described allocator module, it is 10X/YMHz that the clock frequency that phase-locked loop exports is carried out the square-wave signal frequency that frequency division exports by it, and frequency X and divide ratio Y is integer.
5. the pulse signal source based on FPGA and 10MHz constant-temperature crystal oscillator according to claim 1, is characterized in that described frequency multiplier module, and input signal is stablized the output of frequency multiplication by it, and frequency is 1-65535.
CN201521018194.4U 2015-12-10 2015-12-10 Pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator Expired - Fee Related CN205232197U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201521018194.4U CN205232197U (en) 2015-12-10 2015-12-10 Pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201521018194.4U CN205232197U (en) 2015-12-10 2015-12-10 Pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator

Publications (1)

Publication Number Publication Date
CN205232197U true CN205232197U (en) 2016-05-11

Family

ID=55907239

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201521018194.4U Expired - Fee Related CN205232197U (en) 2015-12-10 2015-12-10 Pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator

Country Status (1)

Country Link
CN (1) CN205232197U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108494398A (en) * 2018-03-30 2018-09-04 广东圣大电子有限公司 A kind of design method and source of X-band ultralow phase noise frequency source
CN109962830A (en) * 2017-12-26 2019-07-02 中国船舶重工集团公司七五〇试验场 A kind of efficient CAN interface based on FPGA

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109962830A (en) * 2017-12-26 2019-07-02 中国船舶重工集团公司七五〇试验场 A kind of efficient CAN interface based on FPGA
CN108494398A (en) * 2018-03-30 2018-09-04 广东圣大电子有限公司 A kind of design method and source of X-band ultralow phase noise frequency source

Similar Documents

Publication Publication Date Title
US9379714B1 (en) Circuits and methods of TAF-DPS vernier caliper for time-of-flight measurement
CN102118160B (en) Circuit and method for generating clock signal
CN106569544B (en) Real-time timepiece chip and its clock correcting method, device
CN102435842B (en) Device for comparing double-mode frequency scales and measuring frequency stability
US10884041B2 (en) Physical quantity measurement apparatus, electronic apparatus, and vehicle
CN102332914B (en) C-waveband frequency comprehensive generator with low phase noise
CN107819456B (en) High-precision delay generator based on FPGA carry chain
CN102638247B (en) Clock generating method and clock generating circuit for CMOS (complementary metal oxide semiconductor) without crystal oscillator
CN108061848B (en) method and system for measuring additive carry chain delay based on FPGA
CN105867107A (en) Low-power high-precision time service system
US8344814B2 (en) Circuit and method for generating a clock signal
CN205232197U (en) Pulse signal source based on FPGA and 10MHz constant temperature crystal oscillator
CN103891148A (en) Electronic oscillation circuit
US8890591B1 (en) Circuit and method of using time-average-frequency direct period syntheszier for improving crystal-less frequency generator frequency stability
CN202495917U (en) CMOS clock generating circuit without using crystal oscillator
CN103546124B (en) A kind of signal trigger instants value acquisition device
CN208999990U (en) Real random number generator
CN103354448B (en) Based on the high resolution time interval generation system of FPGA
CN105352627A (en) Temperature detection system and detection method thereof
CN114070267B (en) Digital fingerprint generation circuit, digital fingerprint generation method and electronic equipment
CN107733369A (en) Temperature compensating crystal oscillator
CN104407511B (en) Multipath timing module and method for acquiring timing system signal without accumulated errors
CN105811971A (en) Counter-based variable frequency clock source and FPGA device
CN204065907U (en) A kind of MCU chip frequency-dividing clock means for correcting
CN202206371U (en) C wave band low-phase noise frequency comprehensive generator

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160511

Termination date: 20161210

CF01 Termination of patent right due to non-payment of annual fee