CN205105180U - Synchronous triggering signal circuit of all solid state high -pressure nanosecond pulser - Google Patents

Synchronous triggering signal circuit of all solid state high -pressure nanosecond pulser Download PDF

Info

Publication number
CN205105180U
CN205105180U CN201520946702.9U CN201520946702U CN205105180U CN 205105180 U CN205105180 U CN 205105180U CN 201520946702 U CN201520946702 U CN 201520946702U CN 205105180 U CN205105180 U CN 205105180U
Authority
CN
China
Prior art keywords
resistor
pins
capacitor
pin
trigger
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201520946702.9U
Other languages
Chinese (zh)
Inventor
王建
张勇
李伟
李成祥
柯强
赵仲勇
姚陈果
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chongqing University
State Grid Corp of China SGCC
Electric Power Research Institute of State Grid Xinjiang Electric Power Co Ltd
Original Assignee
Chongqing University
State Grid Corp of China SGCC
Electric Power Research Institute of State Grid Xinjiang Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chongqing University, State Grid Corp of China SGCC, Electric Power Research Institute of State Grid Xinjiang Electric Power Co Ltd filed Critical Chongqing University
Priority to CN201520946702.9U priority Critical patent/CN205105180U/en
Application granted granted Critical
Publication of CN205105180U publication Critical patent/CN205105180U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Electrotherapy Devices (AREA)

Abstract

本实用新型公开了一种全固态高压纳秒脉冲发生器同步触发信号电路,包括多谐振荡器和触发脉冲发生电路,所述多谐振荡器用于产生振荡信号,触发脉冲发生电路根据多谐振荡器产生的振荡信号输出脉冲信号。本实用新型采用电流传感器采集负载上的脉冲电流,实时可靠;本实用新型采取的方法实现较为简单,所用器件可轻易获得。

The utility model discloses a synchronous trigger signal circuit of an all-solid-state high-voltage nanosecond pulse generator, which comprises a multivibrator and a trigger pulse generating circuit. The oscillation signal generated by the oscillator outputs a pulse signal. The utility model adopts the current sensor to collect the pulse current on the load, which is reliable in real time; the method adopted by the utility model is relatively simple to realize, and the used devices can be easily obtained.

Description

全固态高压纳秒脉冲发生器同步触发信号电路All-solid-state high-voltage nanosecond pulse generator synchronous trigger signal circuit

技术领域technical field

本实用新型属于电力设备技术领域,涉及能够产生纳秒级触发脉冲的电路,具体涉及一种全固态高压纳秒脉冲发生器同步触发信号电路。The utility model belongs to the technical field of electric equipment, relates to a circuit capable of generating nanosecond-level trigger pulses, in particular to a synchronous trigger signal circuit of an all-solid-state high-voltage nanosecond pulse generator.

背景技术Background technique

555定时器电路最早研发出来是为了取代传统体积较大、精度可靠性较低的机械式定时器的模拟功能与数字功能相结合的中规模集成电路,其具有定时准确度可靠性高、温度漂移性小、运算速度快、以及可以与其它数字电路进行直接互联丰富其功能等多方面的优点。其在实际电路开发中使用较为灵活便捷,只需要结合所需实现功能外设少许的阻容元件就能完成具有单稳态、多谐、以及施密特触发器等功能。同时困其具有价格低廉、技术性能完善稳定等高性价比而受到广大数字电路用户和电工电子专业人士的欢迎。555定时器电路广泛应The 555 timer circuit was first developed to replace the medium-scale integrated circuit that combines the analog function and digital function of the traditional mechanical timer with large volume and low precision and reliability. It has high timing accuracy and reliability, and temperature drift. It has many advantages such as small performance, fast operation speed, and direct interconnection with other digital circuits to enrich its functions. It is more flexible and convenient to use in actual circuit development. It only needs to combine a few resistance-capacitance components with the required functional peripherals to complete functions such as monostable, multivibrator, and Schmitt triggers. At the same time, because of its low price, perfect and stable technical performance and high cost performance, it is welcomed by the majority of digital circuit users and electrical and electronic professionals. 555 timer circuits are widely used

用于信号的产生、变换、控制、以及检测等功能电路中。综上,本申请提出了一种全固态高压纳秒脉冲发生器同步触发信号设计方案。It is used in functional circuits such as signal generation, conversion, control, and detection. To sum up, the present application proposes a design scheme for a synchronous trigger signal of an all-solid-state high-voltage nanosecond pulse generator.

实用新型内容Utility model content

鉴于此,本实用新型的目的是提供一种全固态高压纳秒脉冲发生器同步触发信号电路。In view of this, the purpose of the utility model is to provide an all-solid-state high-voltage nanosecond pulse generator synchronous trigger signal circuit.

本实用新型的目的是通过以下技术方案实现的,一种全固态高压纳秒脉冲发生器同步触发信号电路,包括多谐振荡器和触发脉冲发生电路,所述多谐振荡器用于产生振荡信号,触发脉冲发生电路根据多谐振荡器产生的振荡信号输出脉冲信号。The purpose of this utility model is achieved through the following technical solutions, a synchronous trigger signal circuit of an all-solid-state high-voltage nanosecond pulse generator, including a multivibrator and a trigger pulse generating circuit, and the multivibrator is used to generate an oscillating signal , the trigger pulse generating circuit outputs a pulse signal according to the oscillation signal generated by the multivibrator.

进一步,所述多谐振荡器包括555定时器、第一电阻R1、第二电阻R2、第一电容C1和第二电容C2,所述第二电阻为可变电阻,所述555定时器的4脚和8脚接电源信号,555定时器的1脚接地,5脚经第一电容接地;所述第一电阻的一端与电源连接,第一电阻的另一端与第二电阻连接,第二电阻经第二电容接地,所述555定时器的7脚与第一电阻和第二电阻的公共端连接,所述555定时器的2脚与6脚连接且连接端与第二电阻和第二电容的公共端连接,所述555定时器的3脚作为输出端与触发脉冲发生电路连接。Further, the multivibrator includes a 555 timer, a first resistor R1, a second resistor R2, a first capacitor C1 and a second capacitor C2, the second resistor is a variable resistor, and 4 of the 555 timer Pin and pin 8 are connected to the power signal, pin 1 of the 555 timer is grounded, and pin 5 is grounded through the first capacitor; one end of the first resistor is connected to the power supply, the other end of the first resistor is connected to the second resistor, and the second resistor Grounded via the second capacitor, pin 7 of the 555 timer is connected to the common end of the first resistor and the second resistor, pin 2 of the 555 timer is connected to pin 6 and the connection end is connected to the second resistor and the second capacitor The common terminal of the 555 timer is connected to the trigger pulse generation circuit as the output terminal.

进一步,所述触发脉冲发生电路包括单稳态触发器SN74LS123、双上升沿D触发器SN74LS74A、第三电阻R3、第四电阻R4、第五电阻R5、第六电阻R6、第三电容C3、第四电容C4和第五电容C5,所述第三电阻的一端与电源连接,第三电阻的另一端经第三电容接地,所述第三电阻与第三电容的公共端分别与单稳态触发器SN74LS123的3脚、11脚连接;所述555定时器的3脚分别与单稳态触发器SN74LS123的2脚、10脚连接;所述单稳态触发器SN74LS123的14脚与15脚间并联第四电容,所述单稳态触发器SN74LS123的15脚经依次连接的第四电阻、第五电阻与电源连接,所述单稳态触发器SN74LS123的6脚与7脚间并联第五电容,且7脚经第六电阻与电源连接;所述单稳态触发器SN74LS123的13脚与双上升沿D触发器SN74LS74A的1脚连接,12脚与双上升沿D触发器SN74LS74A的3脚连接,双上升沿D触发器SN74LS74A的2脚与4脚分别接电源。Further, the trigger pulse generating circuit includes a monostable flip-flop SN74LS123, a double rising edge D flip-flop SN74LS74A, a third resistor R3, a fourth resistor R4, a fifth resistor R5, a sixth resistor R6, a third capacitor C3, a Four capacitors C4 and the fifth capacitor C5, one end of the third resistor is connected to the power supply, the other end of the third resistor is grounded through the third capacitor, and the common ends of the third resistor and the third capacitor are respectively connected to the monostable trigger The 3 pins and 11 pins of the SN74LS123 are connected; the 3 pins of the 555 timer are respectively connected with the 2 pins and the 10 pins of the monostable flip-flop SN74LS123; the 14 pins and the 15 pins of the monostable flip-flop SN74LS123 are connected in parallel The fourth capacitor, the 15 pins of the monostable trigger SN74LS123 are connected to the power supply through the fourth resistor and the 5th resistor connected in sequence, the fifth capacitor is connected in parallel between the 6 pins and the 7 pins of the monostable trigger SN74LS123, And pin 7 is connected to the power supply through the sixth resistor; pin 13 of the monostable flip-flop SN74LS123 is connected to pin 1 of the double rising edge D flip-flop SN74LS74A, pin 12 is connected to pin 3 of the double rising edge D flip-flop SN74LS74A, Pin 2 and pin 4 of the double rising edge D flip-flop SN74LS74A are respectively connected to the power supply.

由于采用了上述技术方案,本实用新型具有如下的优点:Owing to adopting above-mentioned technical scheme, the utility model has following advantage:

1、本实用新型采用电流传感器采集负载上的脉冲电流,实时可靠;1. The utility model adopts the current sensor to collect the pulse current on the load, which is real-time and reliable;

2、本实用新型采取的方法实现较为简单,所用器件可轻易获得。2. The method adopted by the utility model is relatively simple to realize, and the used devices can be easily obtained.

附图说明Description of drawings

为了使本实用新型的目的、技术方案和优点更加清楚,下面将结合附图对本实用新型作进一步的详细描述,其中:In order to make the purpose, technical solutions and advantages of the present utility model clearer, the utility model will be further described in detail below in conjunction with the accompanying drawings, wherein:

图1为本实用新型的原理框图;Fig. 1 is a block diagram of the utility model;

图2为全固态高压纳秒脉冲发生器同步触发信号电路原理框图;Fig. 2 is a schematic block diagram of a synchronous trigger signal circuit of an all-solid-state high-voltage nanosecond pulse generator;

图3为全固态高压纳秒脉冲发生器555构成多谐振荡器的波形图;Fig. 3 is the wave form diagram that all-solid-state high voltage nanosecond pulse generator 555 forms multivibrator;

图4为全固态高压纳秒脉冲发生器纳秒脉冲触发电路。Figure 4 is a nanosecond pulse trigger circuit of an all-solid-state high-voltage nanosecond pulse generator.

具体实施方式detailed description

以下将结合附图,对本实用新型的优选实施例进行详细的描述;应当理解,优选实施例仅为了说明本实用新型,而不是为了限制本实用新型的保护范围。The preferred embodiments of the present utility model will be described in detail below in conjunction with the accompanying drawings; it should be understood that the preferred embodiments are only for illustrating the present utility model, rather than limiting the protection scope of the present utility model.

如图1所示,同步触发信号电路由555定时器,74LS123芯片和74LS74芯片组合而成,其中555定时器构建的是一个多谐振荡器,74LS123和74LS74组合构建一个能够产生纳秒级触发脉冲的电路。该同步触发信号电路产生的触发脉冲幅值为5V,脉宽5~1250ns的触发脉冲。As shown in Figure 1, the synchronous trigger signal circuit is composed of 555 timer, 74LS123 chip and 74LS74 chip. The 555 timer builds a multivibrator, and the combination of 74LS123 and 74LS74 builds a trigger pulse capable of generating nanoseconds. circuit. The trigger pulse generated by the synchronous trigger signal circuit has a trigger pulse amplitude of 5V and a pulse width of 5-1250ns.

所述多谐振荡器包括555定时器、第一电阻R1、第二电阻R2、第一电容C1和第二电容C2,所述第二电阻为可变电阻,所述555定时器的4脚和8脚接电源信号,555定时器的1脚接地,5脚经第一电容接地;所述第一电阻的一端与电源连接,第一电阻的另一端与第二电阻连接,第二电阻经第二电容接地,所述555定时器的7脚与第一电阻和第二电阻的公共端连接,所述555定时器的2脚与6脚连接且连接端与第二电阻和第二电容的公共端连接,所述555定时器的3脚作为输出端与触发脉冲发生电路连接。The multivibrator includes a 555 timer, a first resistor R1, a second resistor R2, a first capacitor C1 and a second capacitor C2, the second resistor is a variable resistor, the 4 pins of the 555 timer and Pin 8 is connected to the power signal, pin 1 of the 555 timer is grounded, and pin 5 is grounded through the first capacitor; one end of the first resistor is connected to the power supply, the other end of the first resistor is connected to the second resistor, and the second resistor is connected to the second resistor through the first capacitor. The two capacitors are grounded, the 7 pins of the 555 timer are connected to the common end of the first resistor and the second resistor, the 2 pins of the 555 timer are connected to the 6 pins and the connection end is connected to the common of the second resistor and the second capacitor The terminal is connected, and the 3 pin of the 555 timer is used as an output terminal to connect with the trigger pulse generation circuit.

如图2,由555定时器和外接元件R1、R2、C构成多谐振荡器,脚2与脚6直接相连。电路没有稳态,仅存在两个暂稳态,电路亦不需要外接触发信号,利用电源通过R1、R2向C充电,以及C通过R2向放电端Dc放电,使电路产生振荡。电容C在2/VCC和1/VCC之间充电和放电,从而在输出端得到一系列的矩形波,对应的波形如图2所示。As shown in Figure 2, a multivibrator is composed of a 555 timer and external components R 1 , R 2 , and C, and pin 2 is directly connected to pin 6. The circuit has no steady state, only two temporary steady states, and the circuit does not need an external trigger signal. The power supply is used to charge C through R 1 and R 2 , and C discharges to the discharge terminal D c through R 2 to make the circuit oscillate. Capacitor C is charged and discharged between 2/V CC and 1/V CC , so that a series of rectangular waves are obtained at the output terminal, and the corresponding waveforms are shown in Figure 2.

输出信号的时间参数是:T=tw1+tw2 The time parameter of the output signal is: T=t w1 +t w2

tw1=0.7(R1+R2)Ct w1 =0.7(R 1 +R 2 )C

tw2=0.7R2Ct w2 =0.7R 2 C

其中,tw1为VC由1/3VCC上升到2/3VCC所需的时间,tw2为电容C放电所需的时间。Among them, t w1 is the time required for V C to rise from 1/3V CC to 2/3V CC , and t w2 is the time required for capacitor C to discharge.

在该电路中,R1选取220Ω电阻,R2为滑动变阻器0~50kΩ,电容C为4.7uF。根据上面的输出信号的时间参数计算式可以得到,输出信号的频率最小可以约为2Hz。In this circuit, R 1 selects a 220Ω resistor, R 2 is a sliding rheostat from 0 to 50kΩ, and the capacitor C is 4.7uF. According to the calculation formula of the time parameter of the output signal above, it can be obtained that the frequency of the output signal can be at least about 2 Hz.

外部元件的稳定性决定了多谐振荡器的稳定性,555定时器配以少量的元件即可获得较高精度的振荡频率和具有较强的功率输出能力。The stability of the external components determines the stability of the multivibrator, and the 555 timer can obtain a high-precision oscillation frequency and a strong power output capability with a small number of components.

如图3所示,所述触发脉冲发生电路包括单稳态触发器SN74LS123、双上升沿D触发器SN74LS74A、第三电阻R3、第四电阻R4、第五电阻R5、第六电阻R6、第三电容C3、第四电容C4和第五电容C5,所述第三电阻的一端与电源连接,第三电阻的另一端经第三电容接地,所述第三电阻与第三电容的公共端分别与单稳态触发器SN74LS123的3脚、11脚连接;所述555定时器的3脚分别与单稳态触发器SN74LS123的2脚、10脚连接;所述单稳态触发器SN74LS123的14脚与15脚间并联第四电容,所述单稳态触发器SN74LS123的15脚经依次连接的第四电阻、第五电阻与电源连接,所述单稳态触发器SN74LS123的6脚与7脚间并联第五电容,且7脚经第六电阻与电源连接;所述单稳态触发器SN74LS123的13脚与双上升沿D触发器SN74LS74A的1脚连接,12脚与双上升沿D触发器SN74LS74A的3脚连接,双上升沿D触发器SN74LS74A的2脚与4脚分别接电源。As shown in Figure 3, the trigger pulse generation circuit includes a monostable flip-flop SN74LS123, a double rising edge D flip-flop SN74LS74A, a third resistor R3, a fourth resistor R4, a fifth resistor R5, a sixth resistor R6, a third resistor Capacitor C3, fourth capacitor C4 and fifth capacitor C5, one end of the third resistor is connected to the power supply, the other end of the third resistor is grounded through the third capacitor, and the common ends of the third resistor and the third capacitor are respectively connected to 3 pins and 11 pins of the monostable trigger SN74LS123 are connected; 3 pins of the 555 timer are respectively connected with 2 pins and 10 pins of the monostable trigger SN74LS123; 14 pins of the monostable trigger SN74LS123 are connected with The fourth capacitor is connected in parallel between the 15 pins, the 15 pins of the monostable trigger SN74LS123 are connected to the power supply through the fourth resistor and the fifth resistor connected in sequence, and the 6 pins and the 7 pins of the monostable trigger SN74LS123 are connected in parallel The fifth capacitor, and the 7th pin is connected to the power supply through the sixth resistor; the 13th pin of the monostable flip-flop SN74LS123 is connected to the 1st pin of the double rising edge D flip-flop SN74LS74A, and the 12th pin is connected to the double rising edge D flip-flop SN74LS74A 3-pin connection, the 2-pin and 4-pin of the double rising edge D flip-flop SN74LS74A are respectively connected to the power supply.

该电路使用了两个单触发定时器和一个D触发器产生短脉冲,当受到TTL兼容正的上升沿时,产生正脉冲。IC1B提供一个宽度约为250ns的固定脉冲。IC1A通过调节滑动变阻器R5可以提供一个宽度250~1500ns的可变脉冲。当一个正脉冲在输入端口A触发各个定时器时,IC1A输出的触发脉冲阻止IC2A的CLR输入,并使得它的CK信号变低。当IC1B的触发脉冲时间到时,它的上升沿记录下在IC2A的D输入的逻辑1到B输出的时间。当IC1A的触发脉冲时间到时,它的输出清除IC2A的Q输出,是B输出减弱。因此,B输出脉冲如下:This circuit uses two one-shot timers and a D flip-flop to generate short pulses that, when subjected to a TTL-compatible positive rising edge, generate positive pulses. IC 1B provides a fixed pulse with a width of about 250ns. IC 1A can provide a variable pulse with a width of 250-1500ns by adjusting the sliding rheostat R5. When a positive pulse at input A triggers each timer, the trigger pulse output from IC 1A blocks IC 2A 's CLR input and causes its CK signal to go low. When IC1B's trigger pulse times out, its rising edge registers the time from a logic 1 at the D input of IC 2A to the B output. When IC 1A 's trigger pulse times out, its output clears IC 2A 's Q output, which weakens the B output. Therefore, the B output pulses as follows:

IC2A的脉冲宽度=IC1A的脉冲宽度-IC1B的脉冲宽度Pulse width of IC 2A = pulse width of IC 1A - pulse width of IC 1B

电路的输出脉冲宽度是在5~1250ns范围可变的,可以利用一个更快的逻辑电路产生更短的脉冲。The output pulse width of the circuit is variable in the range of 5-1250ns, and a faster logic circuit can be used to generate shorter pulses.

以上所述仅为本实用新型的优选实施例,并不用于限制本实用新型,显然,本领域的技术人员可以对本实用新型进行各种改动和变型而不脱离本实用新型的精神和范围。这样,倘若本实用新型的这些修改和变型属于本实用新型权利要求及其等同技术的范围之内,则本实用新型也意图包含这些改动和变型在内。The above descriptions are only preferred embodiments of the utility model, and are not intended to limit the utility model. Obviously, those skilled in the art can make various changes and modifications to the utility model without departing from the spirit and scope of the utility model. In this way, if these modifications and variations of the utility model fall within the scope of the claims of the utility model and equivalent technologies thereof, the utility model is also intended to include these modifications and variations.

Claims (3)

1.一种全固态高压纳秒脉冲发生器同步触发信号电路,其特征在于:包括多谐振荡器和触发脉冲发生电路,所述多谐振荡器用于产生振荡信号,触发脉冲发生电路根据多谐振荡器产生的振荡信号输出脉冲信号。1. an all-solid-state high-voltage nanosecond pulse generator synchronous trigger signal circuit, is characterized in that: comprise multivibrator and trigger pulse generation circuit, described multivibrator is used for generating oscillation signal, trigger pulse generation circuit according to multiple The oscillation signal generated by the harmonic oscillator outputs a pulse signal. 2.根据权利要求1所述的全固态高压纳秒脉冲发生器同步触发信号电路,其特征在于:所述多谐振荡器包括555定时器、第一电阻(R1)、第二电阻(R2)、第一电容(C1)和第二电容(C2),所述第二电阻为可变电阻,所述555定时器的4脚和8脚接电源信号,555定时器的1脚接地,5脚经第一电容接地;所述第一电阻的一端与电源连接,第一电阻的另一端与第二电阻连接,第二电阻经第二电容接地,所述555定时器的7脚与第一电阻和第二电阻的公共端连接,所述555定时器的2脚与6脚连接且连接端与第二电阻和第二电容的公共端连接,所述555定时器的3脚作为输出端与触发脉冲发生电路连接。2. the all-solid-state high-voltage nanosecond pulse generator synchronous trigger signal circuit according to claim 1, is characterized in that: described multivibrator comprises 555 timers, the first resistance (R1), the second resistance (R2) , the first capacitor (C1) and the second capacitor (C2), the second resistor is a variable resistor, the 4 pins and 8 pins of the 555 timer are connected to the power signal, the 1 pin of the 555 timer is grounded, and the 5 pins Grounded through the first capacitor; one end of the first resistor is connected to the power supply, the other end of the first resistor is connected to the second resistor, the second resistor is grounded through the second capacitor, and pin 7 of the 555 timer is connected to the first resistor It is connected to the common end of the second resistor, the 2 pin of the 555 timer is connected to the 6 pin and the connecting end is connected to the common end of the second resistor and the second capacitor, and the 3 pin of the 555 timer is used as the output end and the trigger The pulse generating circuit is connected. 3.根据权利要求2所述的全固态高压纳秒脉冲发生器同步触发信号电路,其特征在于:所述触发脉冲发生电路包括单稳态触发器SN74LS123、双上升沿D触发器SN74LS74A、第三电阻(R3)、第四电阻(R4)、第五电阻(R5)、第六电阻(R6)、第三电容(C3)、第四电容(C4)和第五电容(C5),所述第三电阻的一端与电源连接,第三电阻的另一端经第三电容接地,所述第三电阻与第三电容的公共端分别与单稳态触发器SN74LS123的3脚、11脚连接;所述555定时器的3脚分别与单稳态触发器SN74LS123的2脚、10脚连接;所述单稳态触发器SN74LS123的14脚与15脚间并联第四电容,所述单稳态触发器SN74LS123的15脚经依次连接的第四电阻、第五电阻与电源连接,所述单稳态触发器SN74LS123的6脚与7脚间并联第五电容,且7脚经第六电阻与电源连接;所述单稳态触发器SN74LS123的13脚与双上升沿D触发器SN74LS74A的1脚连接,12脚与双上升沿D触发器SN74LS74A的3脚连接,双上升沿D触发器SN74LS74A的2脚与4脚分别接电源。3. The all-solid-state high-voltage nanosecond pulse generator synchronous trigger signal circuit according to claim 2 is characterized in that: the trigger pulse generation circuit includes a monostable flip-flop SN74LS123, a double rising edge D flip-flop SN74LS74A, a third Resistor (R3), fourth resistor (R4), fifth resistor (R5), sixth resistor (R6), third capacitor (C3), fourth capacitor (C4) and fifth capacitor (C5), the first One end of the three resistors is connected to the power supply, the other end of the third resistor is grounded through the third capacitor, and the common ends of the third resistor and the third capacitor are respectively connected to pins 3 and 11 of the monostable flip-flop SN74LS123; The 3 pins of the 555 timer are respectively connected with the 2 pins and 10 pins of the monostable trigger SN74LS123; the fourth capacitor is connected in parallel between the 14 pins and the 15 pins of the monostable trigger SN74LS123, and the monostable trigger SN74LS123 The 15 pins of the SN74LS123 are connected to the power supply through the fourth resistor and the fifth resistor connected in sequence, the fifth capacitor is connected in parallel between the 6 pins and the 7 pins of the monostable flip-flop SN74LS123, and the 7 pins are connected to the power supply through the sixth resistor; Pin 13 of the monostable flip-flop SN74LS123 is connected to pin 1 of the double-rising edge D flip-flop SN74LS74A, pin 12 is connected to pin 3 of the double-rising D flip-flop SN74LS74A, pin 2 of the double-rising edge D flip-flop SN74LS74A is connected to pin 4 The pins are respectively connected to the power supply.
CN201520946702.9U 2015-11-24 2015-11-24 Synchronous triggering signal circuit of all solid state high -pressure nanosecond pulser Active CN205105180U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520946702.9U CN205105180U (en) 2015-11-24 2015-11-24 Synchronous triggering signal circuit of all solid state high -pressure nanosecond pulser

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520946702.9U CN205105180U (en) 2015-11-24 2015-11-24 Synchronous triggering signal circuit of all solid state high -pressure nanosecond pulser

Publications (1)

Publication Number Publication Date
CN205105180U true CN205105180U (en) 2016-03-23

Family

ID=55520929

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520946702.9U Active CN205105180U (en) 2015-11-24 2015-11-24 Synchronous triggering signal circuit of all solid state high -pressure nanosecond pulser

Country Status (1)

Country Link
CN (1) CN205105180U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108183623A (en) * 2017-12-06 2018-06-19 山东航天电子技术研究所 A kind of fast rising pulse source of high pressure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108183623A (en) * 2017-12-06 2018-06-19 山东航天电子技术研究所 A kind of fast rising pulse source of high pressure

Similar Documents

Publication Publication Date Title
CN207475510U (en) A kind of pulse generating device
CN205105180U (en) Synchronous triggering signal circuit of all solid state high -pressure nanosecond pulser
CN204495861U (en) Multiple-pulse circuit for generating is used in a kind of IGBT test
CN105306192A (en) Fourth-order memristor Colpitts chaotic signal generator achieved by coupled first-order generalized memristor
CN103684263B (en) A kind of method based on the simple mixed signal generator of chip microcontroller
CN203502448U (en) Simple signal wave generator
CN101741355B (en) Waveform converting device
CN101621288A (en) Circuit for converting PWM output mode into PFM output mode
CN205336241U (en) Can not heavily trigger monostable circuit
CN111867183A (en) LED drive circuit, power frequency square wave signal sampling circuit and method
CN201409121Y (en) Improved human body touch checking circuit
CN108899916A (en) A kind of diesel generating set of comprehensive high-efficiency
CN102568598A (en) Shift-register-based anti-interference method
CN103929160B (en) Measuring instrument with clock driver circuit
CN115475329A (en) Bipolar waveform generating circuit for electrotherapy device
CN106771654A (en) Pulse generation and pulse width measure board based on pci bus
CN206332449U (en) A kind of anti-interference filter
Lo et al. Tunable waveform generators using single dual-current output OTAs
CN104410392B (en) A kind of notch cuttype clock signal generating circuit
CN203708197U (en) Simple mixed signal generator circuit based on single chip
CN203206213U (en) A frequency divider
CN103095254A (en) Pulse slide change signal generation circuit based on field programmable gate array (FPGA)
CN206759420U (en) Bidirectional level conversion circuit
CN204392207U (en) Notch filter
CN104572142B (en) Computer-controlled circuit

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant