CN204926065U - Trouble self -resuming device under CPU system degree of depth park mode - Google Patents
Trouble self -resuming device under CPU system degree of depth park mode Download PDFInfo
- Publication number
- CN204926065U CN204926065U CN201520451888.0U CN201520451888U CN204926065U CN 204926065 U CN204926065 U CN 204926065U CN 201520451888 U CN201520451888 U CN 201520451888U CN 204926065 U CN204926065 U CN 204926065U
- Authority
- CN
- China
- Prior art keywords
- cpu
- module
- watchdog
- signal
- real
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Debugging And Monitoring (AREA)
- Power Sources (AREA)
Abstract
Trouble self -resuming device under CPU system degree of depth park mode mainly includes interconnect complex CPU, real -time clock module, signal trigger module, watchdog module, wherein, CPU connects watchdog module and real -time clock module simultaneously, and CPU opens watchdog function and normal hello dog under the state of awakeing up, also control real -time clock module. For furthest reduces the consumption, CPU closes the watchdog function after accomplishing the relevant work, and control real -time clock module gets into regularly state, and then CPU gets into degree of depth park mode, real -time clock module gets into corresponding timing operation state according to CPU's control command, and the interrupt signal that awakens up of output low level is used for awakeing up CPU for CPU1 when the timing time of setting for arrives, also should awaken interrupt signal up simultaneously and export the module for signal trigger, the signal trigger module should be awaken interrupt signal up and send the watchdog module to be used for opening the watchdog function after the buffering is kept apart, the watchdog module after receiving the watchdog function turn -on signal of signal trigger module output was opened the watchdog function, if there was the trouble in CPU this moment, can not normally not work after CPU awakens up or awakens up promptly, then CPU does not normally feed the dog, and the watchdog that the function was opened this moment will produce reset signal and reset to CPU in specified time to the proper motion of accomplishing the trouble resumes.
Description
Technical field
The utility model relates to a kind of fault self-resetting devices of cpu system, particularly relates to the fault self-resetting devices under a kind of cpu system deep power down mode.This device is applicable to the industries such as unattended wireless data monitoring.
Background technology
In unattended wireless data monitoring industry (as hydrology and water resources monitoring, meteorological monitoring, mine supervision, tap water pipe network monitoring, oilfield supervisory etc.), all require that on-the-spot collecting device and communication facilities have the feature of low-power consumption, high reliability.In order to reduce power consumption, one of conventional approach, allows system enter common park mode when not needing work exactly, and under this pattern, the process such as clock, hello dog of system is still in operation, so system still has larger power consumption, does not reach the requirement of low-power consumption.Conventional approach two, allows system penetration depth park mode when not needing work exactly, in such a mode, the clock of system, feeds all processes such as dog and stops, can only response external interrupting, so the power consumption of system drops to minimum, almost nil.Under deep power down mode, because system cannot produce feeding-dog signal, so watchdog function must be closed during deep-sleep, until system just can be reopened watchdog function and be fed dog after external interrupt wakeup.And under severe applied environment, system all likely breaks down at any time, if at watchdog function down periods system malfunctions, system will cannot be recovered forever, occurs the situation of " deadlock ".Visible, this way cannot ensure the reliability of system.In a word, two kinds of traditional ways all cannot meet the application demand of low-power consumption and high reliability simultaneously.
Summary of the invention
The purpose of this utility model is to overcome the above problems, and provides the fault self-resetting devices under a kind of cpu system deep power down mode.When after cpu system penetration depth park mode, system power dissipation almost reduces to zero, if system malfunctions during this, this utility model device can allow system recover voluntarily, thus the system of guarantee reliability service.
For reaching above-mentioned purpose, the utility model adopts following technical scheme:
Fault self-resetting devices under cpu system deep power down mode, mainly comprises the CPU1, real-time clock (RTC) module 2, signal trigger module 3, the watchdog module 4 that are interconnected cooperation.Wherein, CPU1 connects watchdog module 4 simultaneously and real-time clock (RTC) module 2, CPU1 opens watchdog function and normal hello dog in the awake state, also controls real-time clock (RTC) module 2.In order to reduce power consumption to greatest extent, CPU1 closes watchdog function after completing relevant work, controls real-time clock (RTC) module 2 and enters definition status, then CPU1 penetration depth park mode; Real-time clock (RTC) module 2 enters corresponding timing working state according to the steering order of CPU1, and when the timing set arrives the wakeup interrupt signal of output low level to CPU1 in order to wake CPU up, simultaneously also this wakeup interrupt signal is exported to signal trigger module 3; Signal trigger module 3 by this wakeup interrupt signal through buffer compartment from after send watchdog module 4 in order to open watchdog function; Watchdog function is opened after receiving the watchdog function start signal of signal trigger module 3 output by watchdog module 4.If now there is fault in CPU1, namely CPU1 does not wake or wakes up rear cisco unity malfunction up, then CPU1 does not normally feed dog, and the house dog that now function has been unlocked will produce reset signal at the appointed time and reset to CPU1, thus complete the recovery voluntarily of fault.
Further, described CPU1 carries out being connected communication with real-time clock (RTC) module 2 by I2C interface; And connect watchdog module 4 simultaneously, can On/Off house dog and hello dog.Further, described real-time clock (RTC) module 2 connects independently powered battery; The wakeup interrupt signal that this module produces connects CPU1 in order to wake CPU up, this signal connection signal trigger module 3 simultaneously.
Further, described signal trigger module 3 forms primarily of 2 triodes, completes the effect of buffering and isolation.When this module is input as high level, after buffering and isolation, export as high-impedance state.When this module is input as low level, its output is then low level.
Further, described watchdog module 4 comprises watchdog chip, and the dog that feeds of house dog is completed by CPU1, and the reset signal that house dog produces can reset to CPU1.The On/Off of watchdog function is controlled by CPU1 and signal trigger module 3.When the output of signal trigger module 3 is high-impedance state, be equivalent to signal trigger module 3 and watchdog module 4 disconnects, now the On/Off of house dog is controlled by CPU1 completely.When the output of signal trigger module 3 is low level, watchdog function is unlocked, and now CPU1 cannot close watchdog function.After watchdog function is unlocked, if CPU1 breaks down, house dog then produces reset signal and resets to CPU1.
Adopt technique scheme, this utility model can ensure that cpu system breaks down under deep power down mode and can recover voluntarily, has both met the requirement of low-power consumption, has met again the requirement of high reliability.
Accompanying drawing explanation
Fig. 1 is structural representation of the present utility model;
Fig. 2 is circuit connecting relation schematic diagram of the present utility model.
Embodiment
Below in conjunction with accompanying drawing and enforcement, the utility model is described in further detail.
As shown in Figure 1 and Figure 2, fault self-resetting devices cardinal principle under cpu system deep power down mode is: by real-time clock (RTC) regularly (timing can be arranged) produce wakeup interrupt signal in order to wake CPU up, simultaneously this wakeup interrupt signal through buffer compartment from after open watchdog function, if CPU breaks down, the house dog that then function has been unlocked will produce reset signal at the appointed time and reset to CPU, thus complete the recovery voluntarily of fault.This device mainly comprises the CPU1, real-time clock (RTC) module 2, signal trigger module 3, the watchdog module 4 that are interconnected cooperation.Wherein, CPU1 connects watchdog module 4 simultaneously and real-time clock (RTC) module 2, CPU1 opens watchdog function and normal hello dog in the awake state, also controls real-time clock (RTC) module 2.In order to reduce power consumption to greatest extent, CPU1 closes watchdog function after completing relevant work, controls real-time clock (RTC) module 2 and enters definition status, then CPU1 penetration depth park mode; Real-time clock (RTC) module 2 enters corresponding timing working state according to the steering order of CPU1, and when the timing set arrives the wakeup interrupt signal of output low level to CPU1 in order to wake CPU up, simultaneously also this wakeup interrupt signal is exported to signal trigger module 3; Signal trigger module 3 by this wakeup interrupt signal through buffer compartment from after send watchdog module 4 in order to open watchdog function; Watchdog function is opened after receiving the watchdog function start signal of signal trigger module 3 output by watchdog module 4.If now there is fault in CPU1, namely CPU1 does not wake or wakes up rear cisco unity malfunction up, then CPU1 does not normally feed dog, and the house dog that now function has been unlocked will produce reset signal at the appointed time and reset to CPU1, thus complete the recovery voluntarily of fault.
CPU1:CPU1 connects watchdog module 4 and real-time clock (RTC) module 2 simultaneously.Be connected with look-at-me RTC_INT by I2C interface (SCL, SDA) between CPU1 and real-time clock (RTC) module 2.CPU1 is interrupted signal RTC_INT and wakes rear interruption of first removing real-time clock (RTC) module 2 up, signal RTC_INT can be made to become high level, this high level signal makes again the output of signal trigger module 3 be high-impedance state, now signal trigger module 3 and watchdog module 4 are equivalent to disconnect, and watchdog function is controlled by CPU completely.Be connected with RESET signal by WDI signal between CPU1 and watchdog module 4.The CPU1 IO first arranged in the awake state corresponding to WDI signal is output mode (WDI is the high level or low level determined), can open watchdog function.Then, CPU1 control WDI signal normally feeds dog.In order to reduce power consumption to greatest extent, CPU1 is after completing relevant work, be that input pattern (WDI is unsettled state) closes watchdog function by the IO arranged corresponding to WDI signal, and start timing (timing can be established), then CPU1 penetration depth park mode by I2C Interface Controller real-time clock (RTC) module 2.Now, the power consumption of cpu system almost reduces to zero.
Real-time clock (RTC) module 2: real-time clock (RTC) module 2 connects independently powered battery.This module enters corresponding timing working state according to the steering order of CPU1, and the RTC_INT that now this module exports is high level, and this high level signal makes again the output of signal trigger module 3 be high-impedance state.When the timing set arrives, the RTC_INT that real-time clock (RTC) module 2 exports becomes low level, and this low level signal, in order to wake CPU up, also makes the output of signal trigger module 3 be low level simultaneously, and then opens watchdog function.Now there are two kinds of situations: if 1 CPU1 is waken up by low level look-at-me and normally runs, then CPU1 removes the interruption of real-time clock (RTC) module 2, and signal RTC_INT can be made to become high level.Meanwhile, CPU1 opens watchdog function and normal hello dog, and closes watchdog function after completing relevant work, and control real-time clock (RTC) module 2 and enter definition status, then CPU1 enters the deep sleep state of next round.If there is fault in 2 CPU1, namely CPU1 does not wake or wakes up rear cisco unity malfunction up, then CPU1 does not normally feed dog, and the house dog that now function has been unlocked will produce reset signal at the appointed time and reset to CPU1, thus complete the recovery voluntarily of fault.After CPU1 is restarted, open watchdog function and normal hello dog, and close watchdog function after completing relevant work, enter the deep sleep state of next round.
Signal trigger module 3: signal trigger module 3 connects real-time clock (RTC) module 2 and watchdog module 4 simultaneously.Signal trigger module 3 forms primarily of 2 triodes, completes the effect of buffering and isolation.When this module be input as high level time, the 1st pin of triode Q2 is high level, triode Q2 conducting, thus the 1st pin of triode Q3 is pulled to low level, Q3 not conducting.Now the output of signal trigger module 3 is high-impedance state, is equivalent to signal trigger module 3 and watchdog module 4 disconnects, and the function of house dog is controlled by CPU1 completely.When signal trigger module 3 be input as low level time, the 1st pin of triode Q2 is low level, triode Q2 not conducting.Now the 1st pin of triode Q3 is high level, triode Q3 conducting.The now output of signal trigger module 3 is low level, and this low level signal opens watchdog function.
Watchdog module 4: watchdog module 4 is connection signal trigger module 3 and CPU1 simultaneously.On/Off and hello the dog of watchdog function are controlled by WDI signal, and when WDI signal is unsettled state, watchdog function is closed.When WDI signal be high level or low level time, enabling dog function is unlocked.When WDI signal is the signal of height saltus step, house dog normally feeds dog.When normally not feeding dog when exceeding schedule time, house dog produces RESET signal, and this signal can reset to CPU1.The On/Off of watchdog function is controlled by CPU1 and signal trigger module 3.When the output of signal trigger module 3 is high-impedance state, be equivalent to signal trigger module 3 and watchdog module 4 disconnects, now the On/Off of house dog is controlled by CPU1 completely.When the output of signal trigger module 3 is low level, watchdog function is unlocked, and now CPU1 cannot close watchdog function.After watchdog function is unlocked, if CPU1 breaks down, house dog then produces reset signal and resets to CPU1.
Workflow is as follows: CPU1 opens watchdog function and normal hello dog in the awake state, in order to reduce power consumption to greatest extent, CPU1 closes watchdog function after completing relevant work, controls real-time clock (RTC) module 2 and enters definition status, then CPU1 penetration depth park mode; This wakeup interrupt signal in order to wake CPU up, is also exported to signal trigger module 3 to CPU1 by the wakeup interrupt signal of real-time clock (RTC) module 2 output low level when the timing set arrives simultaneously; Signal trigger module 3 by this wakeup interrupt signal through buffer compartment from after watchdog function is opened.If now there is fault in CPU1, namely CPU1 does not wake or wakes up rear cisco unity malfunction up, then CPU1 does not normally feed dog, and the house dog that now function has been unlocked will produce reset signal at the appointed time and reset to CPU1, thus complete the recovery voluntarily of fault.
Claims (5)
- Fault self-resetting devices under 1.CPU system depth park mode, is characterized in that: mainly comprise the CPU, real-time clock module, signal trigger module, the watchdog module that are interconnected cooperation; Wherein, CPU connects watchdog module and real-time clock module simultaneously, and CPU opens watchdog function and normal hello dog in the awake state, also controls real-time clock module 2; CPU closes watchdog function after completing relevant work, controls real-time clock module and enters definition status, then CPU penetration depth park mode; Real-time clock module enters corresponding timing working state according to the steering order of CPU, and when the timing set arrives the wakeup interrupt signal of output low level to CPU in order to wake CPU up, simultaneously also this wakeup interrupt signal is exported to signal trigger module; Signal trigger module by this wakeup interrupt signal through buffer compartment from after send watchdog module in order to open watchdog function; Watchdog function is opened after receiving the watchdog function start signal of signal trigger module output by watchdog module; If now CPU exists fault, namely CPU does not wake or wakes up rear cisco unity malfunction up, then CPU does not normally feed dog, and the house dog that now function has been unlocked will produce reset signal at the appointed time and reset to CPU, thus complete the recovery voluntarily of fault.
- 2. the fault self-resetting devices under cpu system deep power down mode as claimed in claim 1, is characterized in that: described CPU carries out being connected communication with real-time clock module 2 by I2C interface; And connect watchdog module simultaneously, can On/Off house dog and hello dog.
- 3. the fault self-resetting devices under cpu system deep power down mode as claimed in claim 1, is characterized in that: described real-time clock module connects independently powered battery; The wakeup interrupt signal that this module produces connects CPU in order to wake CPU up, this signal connection signal trigger module simultaneously.
- 4. the fault self-resetting devices under cpu system deep power down mode as claimed in claim 1, is characterized in that: described signal trigger module forms primarily of 2 triodes, completes the effect of buffering and isolation; When this module is input as high level, after buffering and isolation, export as high-impedance state; When this module is input as low level, its output is then low level.
- 5. the fault self-resetting devices under cpu system deep power down mode as claimed in claim 1, is characterized in that: described watchdog module comprises watchdog chip, and the dog that feeds of house dog is completed by CPU, and the reset signal that house dog produces can reset to CPU; The On/Off of watchdog function is controlled by CPU and signal trigger module;When the output of signal trigger module is high-impedance state, be equivalent to signal trigger module and watchdog module disconnects, now the On/Off of house dog is controlled by CPU completely;When the output of signal trigger module is low level, watchdog function is unlocked, and now CPU cannot close watchdog function; After watchdog function is unlocked, if CPU breaks down, house dog then produces reset signal and resets to CPU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520451888.0U CN204926065U (en) | 2015-06-29 | 2015-06-29 | Trouble self -resuming device under CPU system degree of depth park mode |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520451888.0U CN204926065U (en) | 2015-06-29 | 2015-06-29 | Trouble self -resuming device under CPU system degree of depth park mode |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204926065U true CN204926065U (en) | 2015-12-30 |
Family
ID=54975174
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520451888.0U Active CN204926065U (en) | 2015-06-29 | 2015-06-29 | Trouble self -resuming device under CPU system degree of depth park mode |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204926065U (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104899112A (en) * | 2015-06-29 | 2015-09-09 | 厦门四信通信科技有限公司 | Fault self-restoration device used in CPU system deep sleep mode |
| CN105446238A (en) * | 2016-01-05 | 2016-03-30 | 北京卓识达软件有限公司 | Dormancy method and system of vehicle-mounted terminal, and vehicle-mounted terminal |
| CN106776091A (en) * | 2016-11-28 | 2017-05-31 | 浙江宇视科技有限公司 | Watchdog circuit |
| CN107577189A (en) * | 2017-10-20 | 2018-01-12 | 中国电建集团成都勘测设计研究院有限公司 | A kind of accurate timing Rouser of automatic monitoring system |
| CN107817993A (en) * | 2017-12-08 | 2018-03-20 | 厦门微普电子科技有限公司 | A kind of vehicle-mounted MCU application circuits using external house dog |
| CN109597701A (en) * | 2018-10-23 | 2019-04-09 | 上海移远通信技术股份有限公司 | A kind of device that communication module is restarted automatically |
| CN109813550A (en) * | 2017-11-16 | 2019-05-28 | 斯凯孚公司 | The method of condition monitoring sensing system and the situation for monitoring system |
-
2015
- 2015-06-29 CN CN201520451888.0U patent/CN204926065U/en active Active
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104899112A (en) * | 2015-06-29 | 2015-09-09 | 厦门四信通信科技有限公司 | Fault self-restoration device used in CPU system deep sleep mode |
| CN105446238A (en) * | 2016-01-05 | 2016-03-30 | 北京卓识达软件有限公司 | Dormancy method and system of vehicle-mounted terminal, and vehicle-mounted terminal |
| CN106776091A (en) * | 2016-11-28 | 2017-05-31 | 浙江宇视科技有限公司 | Watchdog circuit |
| CN106776091B (en) * | 2016-11-28 | 2020-09-01 | 浙江宇视科技有限公司 | Watchdog circuit |
| CN107577189A (en) * | 2017-10-20 | 2018-01-12 | 中国电建集团成都勘测设计研究院有限公司 | A kind of accurate timing Rouser of automatic monitoring system |
| CN107577189B (en) * | 2017-10-20 | 2023-12-19 | 中国电建集团成都勘测设计研究院有限公司 | Accurate timing wake-up method of automatic monitoring system |
| CN109813550A (en) * | 2017-11-16 | 2019-05-28 | 斯凯孚公司 | The method of condition monitoring sensing system and the situation for monitoring system |
| CN107817993A (en) * | 2017-12-08 | 2018-03-20 | 厦门微普电子科技有限公司 | A kind of vehicle-mounted MCU application circuits using external house dog |
| CN109597701A (en) * | 2018-10-23 | 2019-04-09 | 上海移远通信技术股份有限公司 | A kind of device that communication module is restarted automatically |
| CN109597701B (en) * | 2018-10-23 | 2022-06-21 | 上海移远通信技术股份有限公司 | Device for automatically restarting communication module |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204926065U (en) | Trouble self -resuming device under CPU system degree of depth park mode | |
| CN103105915A (en) | Intelligent terminal reset method and intelligent terminal reset system | |
| CN107168156A (en) | Reduce the control circuit and control method of electronic product power consumption | |
| CN103529742A (en) | Remote power-failure restarting method and device | |
| CN103544087B (en) | A kind of processor bus method for supervising of lock-step and computing machine | |
| CN104899112A (en) | Fault self-restoration device used in CPU system deep sleep mode | |
| CN104200628A (en) | Industrial GPRS monitoring terminal | |
| CN104750568A (en) | Abnormal forced resetting type watchdog circuit of microcontroller | |
| CN101364993A (en) | Method and apparatus for reducing sensor node dormancy power consumption | |
| CN102749890A (en) | Redundancy method for DCS (distributed control system) control module | |
| CN207115391U (en) | A kind of automatic reset circuit | |
| CN105371743B (en) | A kind of energy saving monitoring device of SCM Based steel tower stress and method | |
| CN105183509A (en) | Apparatus and method for realizing shutdown of system power after soft-off | |
| CN204515759U (en) | The watchdog circuit of the abnormal forced resetting of a kind of microcontroller | |
| WO2019119983A1 (en) | Control system for controlling smart system to lower power consumption on basis of bluetooth device | |
| CN100507807C (en) | Power-supply controller and controlling method | |
| CN205405197U (en) | Basic station power -environment monitoring device of two CPU fail safe designs | |
| CN104554086A (en) | Vehicle tracking device capable of accumulating working hours of construction machinery | |
| CN102830789A (en) | Low-power-consumption standby method for jointed display system | |
| CN105068641A (en) | Computer system standby/wake-up function realizing method | |
| CN206270938U (en) | A kind of configurable watchdog module | |
| CN102817727B (en) | Embedded real-time control method and embedded real-time control device of diesel generating set | |
| CN207251678U (en) | Things-internet gateway and remote monitoring system for the access sensor of fire-fighting | |
| CN202158923U (en) | Low-power pipeline hydraulic pressure intelligent monitor | |
| CN102622278B (en) | Watchdog monitoring circuit and monitoring method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |