CN204836094U - Power amplification circuit and radio frequency circuit - Google Patents
Power amplification circuit and radio frequency circuit Download PDFInfo
- Publication number
- CN204836094U CN204836094U CN201520543743.3U CN201520543743U CN204836094U CN 204836094 U CN204836094 U CN 204836094U CN 201520543743 U CN201520543743 U CN 201520543743U CN 204836094 U CN204836094 U CN 204836094U
- Authority
- CN
- China
- Prior art keywords
- power amplifier
- coupler
- gating switch
- power
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003321 amplification Effects 0.000 title claims abstract description 28
- 238000003199 nucleic acid amplification method Methods 0.000 title claims abstract description 28
- 230000002776 aggregation Effects 0.000 description 3
- 238000004220 aggregation Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a power amplification circuit and radio frequency circuit, this power amplification circuit includes: first coupler, a power amplifier, the 2nd power amplifier, second coupler, a gating switch and the 2nd gating switch, wherein, the first output of first coupler is connected with a power amplifier's input, and a power amplifier's the output and the first input end of second coupler are connected, the second output of first coupler is connected with the 2nd power amplifier's input through a gating switch, and the 2nd power amplifier's output is connected with the second input of second coupler through the 2nd gating switch, a power amplifier and the 2nd power amplifier's control end all is connected with a logic power. The utility model discloses an adopt the balanced amplifier principle, it is parallelly connected in order to realize enlargeing signal power with two power amplifier to through adopting a plurality of gating switch, select different power amplifier as required, realize multiple mode.
Description
Technical Field
The utility model relates to a mobile communication field especially relates to a power amplification circuit and radio frequency circuit.
Background
In a Long Term Evolution (LTE) system and a long term evolution (LTE-a) system, the requirements of high-power uplink terminals and uplink continuous carrier aggregation cause that the current commercial terminal power amplifier does not meet the requirement of the maximum transmission power of the protocol.
Currently, the maximum output of a commercial terminal power amplifier supporting the LTE20MHz bandwidth is 28dBm, and the maximum emission reaching the antenna feed point is 24dBm because the insertion loss (switch + filter + radio frequency routing loss) of the radio frequency front end is generally 4 dBm. However, for the uplink in-band continuous carrier aggregation rf front-end circuit, the current power amplification circuit cannot meet the requirement of the Adjacent Channel Leakage Ratio (ACLR) of the radio frequency index of the LTE bandwidth equal to or greater than 40 MHz. The existing power amplifier device manufacturer adopts a scheme of controlling power amplifier bias voltage by software to realize the support of an amplifying circuit with the bandwidth equal to or larger than 40MHz in LTE in continuous carrier aggregation, but the maximum transmitting power needs to be backed by 1-2 dB under the condition of meeting all indexes of a protocol according to a test result, so that the margin of a transmitting radio frequency index is insufficient.
For a high-power uplink terminal, the maximum transmitting power required to reach the antenna feed point is 27dBm, and the high-power uplink terminal is generally realized in the prior art by adopting a terminal power amplifier module (driving stage) + LDMOS power transistors (amplification stage) cascade connection mode. Such as: the LDMOS power transistor has high cost, low efficiency and large power consumption, and the supply voltage (> ═ 5V) of the LDMOS power transistor is not matched with the terminal supply voltage (3.8V).
SUMMERY OF THE UTILITY MODEL
In order to solve the technical problem, the utility model provides a power amplification circuit and radio frequency circuit has solved among the prior art transmission radio frequency index surplus not enough, and the unmatched problem of LDMOS power transistor supply voltage and terminal supply voltage.
According to an aspect of the present invention, there is provided a power amplification circuit, including: the power amplifier comprises a first coupler, a first power amplifier, a second coupler, a first gating switch and a second gating switch; wherein,
the first output end of the first coupler is connected with the input end of the first power amplifier, and the output end of the first power amplifier is connected with the first input end of the second coupler; the first coupler also comprises an input end used for inputting a signal to be amplified;
the second output end of the first coupler is connected with the input end of the second power amplifier through a first gating switch, and the output end of the second power amplifier is connected with the second input end of the second coupler through a second gating switch; wherein the second coupler further comprises an output for outputting the amplified signal;
the control end of the first power amplifier and the control end of the second power amplifier are both connected with a logic power supply.
Optionally, a third gating switch is disposed between the control terminal of the second power amplifier and the logic power supply.
Optionally, the first gate switch, the second gate switch and the third gate switch are single-pole double-throw switches.
Optionally, the second output end of the first coupler is connected to the input end of the first gating switch, the first output end of the first gating switch is connected to the input end of the second power amplifier, the second output end of the first gating switch is connected to one end of the first matching resistor, and the other end of the first matching resistor is connected to the ground.
Optionally, an output end of the second power amplifier is connected to a first input end of a second gating switch, a second input end of the second gating switch is connected to one end of a second matching resistor, the other end of the second matching resistor is connected to a ground end, and an output end of the second gating switch is connected to a second input end of the second coupler.
Optionally, a first input terminal of the third gating switch is connected to the logic power supply, a second input terminal of the third gating switch is connected to the ground terminal, and an output terminal of the third gating switch is connected to the control terminal of the second power amplifier.
According to another aspect of the present invention, there is provided a radio frequency circuit, including the power amplification circuit as described above, the radio frequency circuit further including: the baseband chip, the radio frequency chip, the filter circuit, the switch circuit and the antenna are used for controlling a first gating switch, a second gating switch and a third gating switch in the power amplification circuit; wherein,
the baseband chip, the radio frequency chip, the power amplifying circuit, the filter circuit, the switch circuit and the antenna are electrically connected in sequence.
The utility model discloses a beneficial effect of embodiment is: the balance amplification principle is adopted, the input signal is equally divided into two paths through the first coupler, the two paths of signals respectively reach the first power amplifier or the second power amplifier for amplification processing, the two paths of signals after the amplification processing reach the second coupler and are synthesized into one path for output, and therefore the signals can be amplified to be enough times, and the problem that the transmission radio frequency index allowance is insufficient in the prior art is solved. In addition, a plurality of gating switches are arranged on a path where the second power amplifier is located, and when the first power amplifier meets the requirement of amplifying power, the second power amplifier is closed, so that power consumption is reduced. The power amplification circuit does not adopt the LDMOS power transistor, and the problem that the power supply voltage of the LDMOS power transistor is not matched with the power supply voltage of the terminal is solved.
Drawings
Fig. 1 is a schematic circuit diagram of a power amplifier circuit according to the present invention;
fig. 2 shows a schematic circuit diagram of the rf circuit of the present invention.
Wherein in the figure: d1A first coupler, A1A first power amplifier, A2A second power amplifier, D2A second coupler, S1A first gate switch, S2A second gate switch, S3A third gate switch, VCCLogic power supply, VSSGround terminal, R1A first matching resistor, R2A second matching resistor;
D101a first output of the first coupler, D102A second output of the first coupler, D103An input terminal of the first coupler;
D201a first input of the second couplerInput terminal, D202A second input of the second coupler, D203The output end of the second coupler;
A101input of a first power amplifier, A102The output end of the first power amplifier; a. the103The control end of the first power amplifier;
A201input of a second power amplifier, A202The output end of the second power amplifier; a. the203And a control end of the second power amplifier.
Detailed Description
Exemplary embodiments of the present invention will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the invention are shown in the drawings, it should be understood that the invention can be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
As shown in fig. 1, an embodiment of the present invention provides a power amplification circuit, which specifically includes: first coupler D1A first power amplifier A1A second power amplifier A2A second coupler D2A first gate switch S1And a second gate switch S2. Wherein,
first output terminal D of the first coupler101To the input A of the first power amplifier101Connected to the output A of the first power amplifier102To the first input D of the second coupler201Connecting; wherein the first coupler D1Further comprising an input D for inputting a signal to be amplified103。
Second output D of the first coupler102Through a first gating switchS1And an input terminal A of a second power amplifier201Connected to the output A of the second power amplifier202Through a second gating switch S2To the second input D of the second coupler202Connecting; wherein the second coupler D2And an output end D for outputting the amplified signal203。
Wherein the signal to be amplified is fed from the input D of the first coupler103The input is divided into two paths, wherein one path of signal passes through the first output end D of the first coupler101To the input A of the first power amplifier101Amplified and then transmitted to the output end A of the first power amplifier102To the first input D of the second coupler201(ii) a The other path of signal passes through the second output end D of the first coupler102Is transmitted to the first gating switch S1When the first gating switch S1And an input terminal A of a second power amplifier201When gating connection, the signal is transmitted to the input end A of the second power amplifier201Amplified and then passes through the output end A of the second power amplifier202Is transmitted to the second gate switch S2When the second gating switch S2To the second input D of the second coupler202When gating connection, the amplified signal is transmitted to the second input end D of the second coupler202A first input terminal D of a second coupler201At the input signal and the second input terminal D of the second coupler202The input signals are combined into one path and output via the output end D203 of the second coupler.
In addition, when the first gate switch S1Input terminal A of the second power amplifier201Gated on, and a second gating switch S2Second input terminal D of second coupler202Gating the connection, the second power amplifier A2Do not operate to reduce overall power consumption.
Wherein, because the first power amplifier and the second power amplifier are both active devices, in order to ensure the normal operation,control terminal A of the first power amplifier103And a control terminal A of the second power amplifier203Are all connected with a logic power supply VCCAre connected.
Wherein the first coupler D1And a second coupler D2The function of (a) is to divide a signal equally into two or combine two signals into one, so that the first coupler D1And a second coupler D2A 3dB coupler may be employed.
By adopting the balance amplification principle, the signal can be ensured to be amplified to enough times, and the problem of insufficient margin of the transmitted radio frequency index in the prior art is solved. In addition, a plurality of gating switches are arranged on a path where the second power amplifier is located, and when the first power amplifier meets the requirement of amplifying power, the second power amplifier is closed, so that power consumption is reduced. The power amplification circuit does not adopt the LDMOS power transistor, and the problem that the power supply voltage of the LDMOS power transistor is not matched with the power supply voltage of the terminal is solved.
Optionally, when the second power amplifier A2When not in operation, in order to avoid the damage of the device caused by no load, the control end A of the second power amplifier203AND logic power supply VCCA third gating switch S is arranged between3If and only if the second power amplifier a2In operation, the third gating switch S3Gating the control terminal A of the second power amplifier203AND logic power supply VCCThe path between them.
Optionally, a first gating switch S1A second gate switch S2And a third gate switch S3All switches can be switches capable of realizing selective access, physical switches and logic switches, and the first coupler D is ensured1And a second coupler D2And a second power amplifier A2Problem of no load, first gating switch S1A second gate switch S2And a third gate switch S3Are all single-pole double-throw switches.
In particular, in order toEnsuring the first coupler D1Is matched with the port of the second output terminal D of the first coupler102And a first gate switch S1Is connected to the first gating switch S1First output terminal of the first power amplifier and input terminal A of the second power amplifier201Connected, first gating switch S1Second output terminal and first matching resistor R1Is connected to a first matching resistor R1The other end of (C) and a ground terminal VSSAnd (4) connecting. When the first gating switch S1 gates the second output D of the first coupler102And an input terminal A of a second power amplifier201In the path between, the second power amplifier A201Operation when the first gating switch S is on1Gating the second output D of the first coupler102And a first matching resistance R1In the path between, the second power amplifier A201At rest, the second output D of the first coupler102Effecting impedance matching, typically a first matching resistor R1Is 50 ohms.
Similarly, to ensure the second coupler D2Are matched. Output terminal A of the second power amplifier102And a second gate switch S2Is connected to the first input terminal of the first switch S2And a second input terminal and a second matching resistor R2Is connected to a second matching resistor R2The other end of (C) and a ground terminal VSSConnected, second gating switch S2And a second input terminal D of the second coupler202And (4) connecting.
To avoid the second power amplifier A2Of the third gating switch S3First input terminal of and logic power supply VCCConnected, third gating switch S3Second input terminal and ground terminal VSSConnected, third gating switch S3And the control end A of the second power amplifier203And (4) connecting.
According to another aspect of the embodiments of the present invention, there is also provided a radio frequency circuit, as shown in fig. 2, including the power amplifying circuit as described above, the radio frequency circuit further includes: the baseband chip, the radio frequency chip, the filter circuit, the switch circuit and the antenna are used for controlling the first gating switch, the second gating switch and the third gating switch in the power amplification circuit; the baseband chip, the radio frequency chip, the power amplifying circuit, the filter circuit, the switch circuit and the antenna are electrically connected in sequence.
The baseband chip transmits the processed baseband signal to the radio frequency chip to be converted into a radio frequency signal, then transmits the radio frequency signal to the power amplifying circuit to be amplified, and the amplified radio frequency signal is filtered by the filter circuit and then transmitted to the antenna through the switch circuit to be emitted. Or,
the antenna transmits a received radio frequency signal to the filter circuit for filtering through the switch circuit, transmits the filtered radio frequency signal to the power amplification circuit for amplification, transmits the amplified radio frequency signal to the radio frequency chip for converting into a baseband signal, and transmits the processed baseband signal to the baseband chip for processing.
The baseband chip is further used for controlling a first gating switch, a second gating switch and a third gating switch in the power amplification circuit, when the power of the radio-frequency signal received by the antenna is larger than a certain value, the baseband chip controls the first gating switch, the second gating switch and the third gating switch to gate a path where the second power amplifier does not work, and when the power of the radio-frequency signal received by the antenna is smaller than the certain value, the baseband chip controls the first gating switch, the second gating switch and the third gating switch to gate a path where the second power amplifier works. Therefore, the working state of the power amplifying circuit can be automatically adjusted according to the current network environment, so that the whole radio frequency circuit is more flexible.
When the first gating switch gates a path of the first matching resistor, the second gating switch gates a path of the second matching resistor, and the third gating switch gates a path of the ground terminal, that is, the second power amplifier is in an off-state, the output power of the power amplification circuit device is less than a certain value, such as 21dBm (or may be defined as other empirical values); when the first gating switch gates the path of the second power amplifier, the second gating switch gates the path of the second power amplifier, and the third gating switch gates the path of the logic power supply, that is, the second power amplifier is in an operating state, the output power of the power amplification circuit device is greater than a certain value, such as 21dBm (or may be defined as other empirical values).
The foregoing is directed to the preferred embodiments of the present invention, and it will be understood by those skilled in the art that various changes and modifications may be made without departing from the principles of the invention, and that such changes and modifications are intended to be included within the scope of the invention.
Claims (7)
1. A power amplification circuit, comprising: the power amplifier comprises a first coupler, a first power amplifier, a second coupler, a first gating switch and a second gating switch; wherein,
a first output end of the first coupler is connected with an input end of the first power amplifier, and an output end of the first power amplifier is connected with a first input end of the second coupler; the first coupler further comprises an input end used for inputting a signal to be amplified;
a second output end of the first coupler is connected with an input end of the second power amplifier through a first gating switch, and an output end of the second power amplifier is connected with a second input end of the second coupler through a second gating switch; wherein the second coupler further comprises an output for outputting an amplified signal;
and the control end of the first power amplifier and the control end of the second power amplifier are both connected with a logic power supply.
2. The power amplifier circuit according to claim 1, wherein a third gating switch is provided between the control terminal of the second power amplifier and the logic power supply.
3. The power amplification circuit of claim 2, wherein the first gate switch, the second gate switch, and the third gate switch are single-pole double-throw switches.
4. The power amplifier circuit according to claim 3, wherein the second output terminal of the first coupler is connected to the input terminal of the first gating switch, the first output terminal of the first gating switch is connected to the input terminal of the second power amplifier, the second output terminal of the first gating switch is connected to one end of a first matching resistor, and the other end of the first matching resistor is connected to the ground terminal.
5. The power amplifier circuit according to claim 4, wherein an output terminal of the second power amplifier is connected to a first input terminal of the second gating switch, a second input terminal of the second gating switch is connected to one terminal of a second matching resistor, the other terminal of the second matching resistor is connected to a ground terminal, and an output terminal of the second gating switch is connected to a second input terminal of the second coupler.
6. The power amplifier circuit according to claim 5, wherein a first input terminal of the third gating switch is connected to the logic power supply, a second input terminal of the third gating switch is connected to a ground terminal, and an output terminal of the third gating switch is connected to the control terminal of the second power amplifier.
7. A radio frequency circuit comprising the power amplification circuit of any one of claims 1 to 6, the radio frequency circuit further comprising: the baseband chip, the radio frequency chip, the filter circuit, the switch circuit and the antenna are used for controlling the first gating switch, the second gating switch and the third gating switch in the power amplification circuit; wherein,
the baseband chip, the radio frequency chip, the power amplifying circuit, the filter circuit, the switch circuit and the antenna are electrically connected in sequence.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520543743.3U CN204836094U (en) | 2015-07-24 | 2015-07-24 | Power amplification circuit and radio frequency circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520543743.3U CN204836094U (en) | 2015-07-24 | 2015-07-24 | Power amplification circuit and radio frequency circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204836094U true CN204836094U (en) | 2015-12-02 |
Family
ID=54693647
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520543743.3U Active CN204836094U (en) | 2015-07-24 | 2015-07-24 | Power amplification circuit and radio frequency circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204836094U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108649974A (en) * | 2018-04-12 | 2018-10-12 | 新华三技术有限公司成都分公司 | A kind of power amplifier and radio frequency sending set |
| CN112311465A (en) * | 2020-10-30 | 2021-02-02 | 南京国博电子有限公司 | Microwave transceiving front-end circuit |
| WO2021174565A1 (en) * | 2020-03-05 | 2021-09-10 | 芯朴科技(上海)有限公司 | Balanced amplifier, and power amplification method for radio-frequency signal |
-
2015
- 2015-07-24 CN CN201520543743.3U patent/CN204836094U/en active Active
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108649974A (en) * | 2018-04-12 | 2018-10-12 | 新华三技术有限公司成都分公司 | A kind of power amplifier and radio frequency sending set |
| WO2021174565A1 (en) * | 2020-03-05 | 2021-09-10 | 芯朴科技(上海)有限公司 | Balanced amplifier, and power amplification method for radio-frequency signal |
| CN112311465A (en) * | 2020-10-30 | 2021-02-02 | 南京国博电子有限公司 | Microwave transceiving front-end circuit |
| CN112311465B (en) * | 2020-10-30 | 2024-06-11 | 南京国博电子股份有限公司 | Microwave receiving and transmitting front-end circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8253485B2 (en) | Power amplifier | |
| US8710927B2 (en) | High-frequency power amplifier | |
| CN103633949B (en) | Multimode power amplifier, multimode switching method and mobile terminal thereof | |
| WO2018001380A1 (en) | Multi-gain mode power amplifier, chip, and communication terminal | |
| US7486937B2 (en) | Efficient RF amplifier topologies | |
| US20120044980A1 (en) | Multi-mode high efficiency linear power amplifier | |
| US9479128B2 (en) | Multi-mode power amplifier and mobile communication terminal having the same | |
| CN113169717A (en) | Load line switching for push-pull power amplifiers | |
| US20230013767A1 (en) | Devices and methods related to unpowered switching module | |
| WO2017092705A1 (en) | Multimode power amplifier module, chip and communication terminal | |
| WO2017220027A1 (en) | Radio frequency front-end transmission method and transmission module, chip, and communications terminal | |
| KR20170039598A (en) | Parallel use of serial controls in improved wireless devices and power amplifier modules | |
| CN204836094U (en) | Power amplification circuit and radio frequency circuit | |
| CN203261299U (en) | Gain adjusting circuit of radio frequency power amplifier | |
| CN104485907A (en) | High-efficiency multimode radio frequency power amplifier | |
| KR20120013138A (en) | Amplifier supporting multi mode and amplifying method thereof | |
| CN102710224A (en) | Multi-mode power amplifier and corresponding mobile communication equipment | |
| JP5313970B2 (en) | High frequency power amplifier | |
| EP3868019B1 (en) | Sequenced transmit muting for wideband power amplifiers | |
| CN201947223U (en) | Power-amplifying circuit and mobile terminal | |
| US11277165B2 (en) | Radio frequency front-end transmission module, chip, and communications terminal | |
| CN203608164U (en) | Multimode power amplifier and corresponding mobile communication terminal | |
| CN210327509U (en) | Novel reverse doherty amplifier | |
| CA3126991A1 (en) | Amplifier networks in a repeater | |
| CN103906201A (en) | Power consumption reduction control method of radio frequency front-end of mobile terminal and device thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |