CN204375721U - 机械压合方式实现电性和散热的封装结构 - Google Patents

机械压合方式实现电性和散热的封装结构 Download PDF

Info

Publication number
CN204375721U
CN204375721U CN201420839097.0U CN201420839097U CN204375721U CN 204375721 U CN204375721 U CN 204375721U CN 201420839097 U CN201420839097 U CN 201420839097U CN 204375721 U CN204375721 U CN 204375721U
Authority
CN
China
Prior art keywords
heat
dissipating frame
chip
encapsulating structure
mechanical press
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201420839097.0U
Other languages
English (en)
Inventor
郭小伟
龚臻
薛海冰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JCET Group Co Ltd
Original Assignee
Jiangsu Changjiang Electronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Changjiang Electronics Technology Co Ltd filed Critical Jiangsu Changjiang Electronics Technology Co Ltd
Priority to CN201420839097.0U priority Critical patent/CN204375721U/zh
Application granted granted Critical
Publication of CN204375721U publication Critical patent/CN204375721U/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

本实用新型涉及一种机械压合方式实现电性和散热的封装结构,它包括引脚(1),所述引脚(1)上通过锡球(2)倒装有芯片(3),所述芯片(3)上设置有散热框架(4),所述散热框架(4)四侧向下设置有卡爪(5),所述引脚(1)、芯片(3)和散热框架(4)之间以及散热框架(4)外围均包封有塑封料(6)。一种机械压合方式实现电性和散热的封装结构,它能够解决传统带散热片封装的高成本及易失效的问题。

Description

机械压合方式实现电性和散热的封装结构
技术领域
本实用新型涉及一种机械压合方式实现电性和散热的封装结构,属于半导体封装技术领域。
背景技术
传统带散热片的四面扁平无引脚封装主要为以下结构:
在封装上面贴上金属散热片,散热片和封装通过粘结物质相连(如图3所示)。
上述传统的封装结构存在以下缺点:
传统的带散热片的封装,封装和散热片通过粘结物质相连,粘结物质的散热性能对封装的散热能力有影响,同时粘接物质、金属散热片和封装之间如果有分层,会导致热量无法散发,可能导致元器件失效。
发明内容
本实用新型的目的在于克服上述不足,提供一种机械压合方式实现电性和散热的封装结构,它能够解决传统带散热片封装的高成本及易失效的问题。
本实用新型的目的是这样实现的:一种机械压合方式实现电性和散热的封装结构,它包括引脚,所述引脚上通过锡球倒装有芯片,所述芯片上设置有散热框架,所述散热框架四侧向下设置有卡爪,所述引脚、芯片和散热框架之间以及散热框架外围均包封有塑封料。
所述卡爪底部与引脚底部齐平。
与现有技术相比,本实用新型具有以下有益效果:
1、通过散热框架卡爪与塑封料的咬合,实现电性和散热的封装芯片和散热片直接接触,可以有更好的散热效果和电性能;
2、通过散热框架卡爪与塑封料的咬合,实现散热框架与芯片直接结合,省掉了粘结剂,大大降低了封装的成本;
3、散热框架四侧冲压形成的卡爪可以实现芯片的接地电性功能。
附图说明
图1为本实用新型一种机械压合方式实现电性和散热的封装结构的示意图。
图2为图1中散热框架的立体结构示意图。
图3为传统带散热片的四面扁平无引脚封装结构的示意图。
其中:
引脚1
锡球2
芯片3
散热框架4
卡爪5
塑封料6
金属散热片7
粘结物质8。
具体实施方式
参见图1、图2,本实用新型一种机械压合方式实现电性和散热的封装结构,它包括引脚1,所述引脚1上通过锡球2倒装有芯片3,所述芯片3上设置有散热框架4,所述散热框架4四侧向下设置有卡爪5,所述引脚1、芯片3和散热框架4之间以及散热框架4外围均包封有塑封料6。
所述卡爪5底部与引脚1底部齐平。
其工艺方法如下:
步骤一、取金属基板
步骤二、贴光阻膜作业
在金属基板正面及背面分别贴上可进行曝光显影的光阻膜;
步骤三、金属基板正面及背面去除部分光阻膜
利用曝光显影设备将步骤二完成贴光阻膜作业的金属基板正面及背面进行图形曝光、显影与去除部分图形光阻膜,以露出金属基板背面后续需要进行蚀刻的区域;
步骤四、蚀刻
在步骤三中金属基板正面及背面去除部分光阻膜的区域进行化学蚀刻,形成相应的引脚;
步骤五、去除光阻膜
去除金属基板表面的光阻膜;
步骤六、装片
在步骤三形成的引脚上进行倒装芯片的安装;
步骤七、回流焊
通过回流焊使芯片和步骤四形成的引脚进行互联;
步骤八、散热片冲压
取一散热片对其进行冲压,得到四侧分别形成卡爪结构的上层散热片框架;
步骤九、环氧树脂塑封
把步骤八得到的上层散热片框架放进塑封模具之后,再把步骤七形成的产品一并放入塑封模具,堆叠,然后进行环氧树脂塑封保护;
步骤十、电镀抗氧化金属层或披覆抗氧化剂
在步骤九塑封后金属基板表面裸露在外的金属表面进行抗氧化金属层电镀,如金、镍金、镍钯金、锡或是被覆抗氧化剂;
步骤十一、成品切割
把完成电镀的框架进行切割,形成单颗产品。

Claims (2)

1.一种机械压合方式实现电性和散热的封装结构,其特征在于:它包括引脚(1),所述引脚(1)上通过锡球(2)倒装有芯片(3),所述芯片(3)上设置有散热框架(4),所述散热框架(4)四侧向下设置有卡爪(5),所述引脚(1)、芯片(3)和散热框架(4)之间以及散热框架(4)外围均包封有塑封料(6)。
2.根据权利要求1所述的一种机械压合方式实现电性和散热的封装结构,其特征在于:所述卡爪(5)底部与引脚(1)底部齐平。
CN201420839097.0U 2014-12-26 2014-12-26 机械压合方式实现电性和散热的封装结构 Active CN204375721U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420839097.0U CN204375721U (zh) 2014-12-26 2014-12-26 机械压合方式实现电性和散热的封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420839097.0U CN204375721U (zh) 2014-12-26 2014-12-26 机械压合方式实现电性和散热的封装结构

Publications (1)

Publication Number Publication Date
CN204375721U true CN204375721U (zh) 2015-06-03

Family

ID=53331916

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420839097.0U Active CN204375721U (zh) 2014-12-26 2014-12-26 机械压合方式实现电性和散热的封装结构

Country Status (1)

Country Link
CN (1) CN204375721U (zh)

Similar Documents

Publication Publication Date Title
US8426255B2 (en) Chip package structure and method for manufacturing the same
US7879653B2 (en) Leadless semiconductor package with electroplated layer embedded in encapsulant and the method for manufacturing the same
CN110690123B (zh) 具有裸片附接焊盘锁定特征的热无引线阵列封装
JP2015504608A5 (zh)
JP2008147628A5 (zh)
CN204834611U (zh) 引线框架及其单元、半导体封装结构及其单元
TW563232B (en) Chip scale package and method of fabricating the same
TW201203400A (en) Semiconductor device and method of forming perforated opening in bottom substrate of flipchip pop assembly to reduce bleeding of underfill material
CN104465551B (zh) 机械压合方式实现电性和散热的封装结构及工艺方法
CN204361085U (zh) 金属引线框高导热倒装片封装结构
CN204375721U (zh) 机械压合方式实现电性和散热的封装结构
US20130009294A1 (en) Multi-chip package having leaderframe-type contact fingers
CN103021996A (zh) 一种带有方形凹槽的冲压框架的扁平多芯片封装件及其制作方法
CN104465598A (zh) 金属引线框高导热倒装片封装结构及其工艺方法
CN209232767U (zh) 一种新型半导体封装结构
TWI628756B (zh) 封裝結構及其製作方法
CN103681580B (zh) 一次先蚀后镀金属框减法埋芯片倒装凸点结构及工艺方法
CN105633051A (zh) 部分框架外露多芯片多搭平铺夹芯封装结构及其工艺方法
CN103646938B (zh) 一次先镀后蚀金属框减法埋芯片倒装凸点结构及工艺方法
CN103824820A (zh) 引线框区域阵列封装技术
CN204375727U (zh) 一种高散热芯片嵌入式重布线封装结构
US9397027B1 (en) Sacrificial pad on semiconductor package device and method
CN104952736A (zh) 四方平面无引脚的封装结构及其方法
CN103681581B (zh) 一次先蚀后镀金属框减法埋芯片倒装平脚结构及工艺方法
US8836105B2 (en) Semiconductor device package with cap element

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant