CN204215703U - V-BY-ONE signal generation device - Google Patents

V-BY-ONE signal generation device Download PDF

Info

Publication number
CN204215703U
CN204215703U CN201420673523.8U CN201420673523U CN204215703U CN 204215703 U CN204215703 U CN 204215703U CN 201420673523 U CN201420673523 U CN 201420673523U CN 204215703 U CN204215703 U CN 204215703U
Authority
CN
China
Prior art keywords
image
lvds
memory
electrically connected
signal generation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201420673523.8U
Other languages
Chinese (zh)
Inventor
王春霞
段永华
董亚明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SUZHOU INDUSTRIAL PARK HIDEA MECHATRONICS TECHNOLOGY Co Ltd
Original Assignee
SUZHOU INDUSTRIAL PARK HIDEA MECHATRONICS TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SUZHOU INDUSTRIAL PARK HIDEA MECHATRONICS TECHNOLOGY Co Ltd filed Critical SUZHOU INDUSTRIAL PARK HIDEA MECHATRONICS TECHNOLOGY Co Ltd
Priority to CN201420673523.8U priority Critical patent/CN204215703U/en
Application granted granted Critical
Publication of CN204215703U publication Critical patent/CN204215703U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The utility model discloses a kind of V-BY-ONE signal generation device, comprising: backlight electric power output port; First memory; FPGA, comprise two LVDS image collecting devices, an image times frequency module and a LVDS output end of image mouth, LVDS image collecting device is electrically connected with first memory, and an image times frequency module is connected with first memory, LVDS output end of image mouth and image frequency multiplication model calling; Two change-over circuits, it is connected with LVDS output end of image mouth; Two V-BY-ONE interface modules, it is connected with change-over circuit.In present embodiment, liquid crystal display module is lighted by backlight electric power output port; Convert V-BY-ONE signal to after LVDS view data being carried out the increase of image field frequency, finally to the liquid crystal display module output image on streamline, detect its Presentation Function, compared to prior art, save manpower, more accurately, error is little, is applicable to large batch of production line.

Description

V-BY-ONE signal generation device
Technical field
The utility model belongs to display technique field, is specifically related to a kind of V-BY-ONE signal generation device.
Background technology
Along with the progress of science and technology, the development in epoch, the arrival of digital times, digitizing LCD TV spreads to huge numbers of families, and the turnout of LCD TV is also in a kind of geometric explosive growth of this few year's harvest.
Conventional television is produced the detection before dispatching from the factory and is adopted artificial naked eyes identification, and due to artificial limitation, discrimination standard exists very big-difference, and therefore testing result exists very large subjectivity and undulatory property, and the standardization for product quality forms very large obstacle.
Utility model content
In order to solve the problems of the technologies described above, the utility model provides a kind of V-BY-ONE signal generation device.
In order to achieve the above object, the technical solution of the utility model is as follows:
V-BY-ONE signal generation device, comprising:
Backlight electric power output port, it is electrically connected with power supply;
First memory;
FPGA, comprise two LVDS image collecting devices, an image times frequency module and a LVDS output end of image mouth, two LVDS image collecting devices are electrically connected with the input end of first memory, the input end of image times frequency module is electrically connected with the output terminal of first memory, and the input end of LVDS output end of image mouth is electrically connected with the output terminal of image times frequency module;
Two change-over circuits, its input end is electrically connected with the output terminal of described LVDS output end of image mouth;
Two V-BY-ONE interface modules, it is electrically connected with the output terminal of change-over circuit.
In present embodiment, liquid crystal display module is lighted by backlight electric power output port output backlight electric power; FPGA converts V-BY-ONE signal to by change-over circuit after the LVDS view data of outside board is carried out the increase of image field frequency, final V-BY-ONE interface module is to the liquid crystal display module output image on streamline, detect the Presentation Function of liquid crystal display module, compared to prior art, save manpower, detect its Presentation Function according to the image that liquid crystal display module exports, more accurately, error is little, is applicable to large batch of production line.
On the basis of technique scheme, also can do following improvement:
As preferred scheme, be also provided with memory module, the output terminal of memory module is electrically connected with the arbitrary LVDS image collecting device in two LVDS image collecting devices.
Adopt above-mentioned preferred scheme, memory module stores LVDS view data, outside board is not needed to input LVDS view data, V-BY-ONE signal is converted to after the LVDS view data of self memory module of direct employing carries out the increase of image field frequency, to liquid crystal display module output image, detect the Presentation Function of liquid crystal display module, can be used for the burn-in test of liquid crystal display module.
As preferred scheme, above-mentioned first memory is DDR3 or DDR2.
As preferred scheme, above-mentioned first memory is multiple.
As preferred scheme, above-mentioned V-BY-ONE interface module comprises V-BY-ONE receiving port, V-BY-ONE output port and second memory, and second memory is arranged between V-BY-ONE receiving port, V-BY-ONE output port.
As preferred scheme, be also provided with protection circuit, it is arranged between two LVDS image collecting devices and power supply.
As preferred scheme, described protection circuit is also arranged between backlight electric power output port and power supply.
Adopt above-mentioned preferred scheme, protection circuit can be protected liquid crystal display module, ensures that liquid crystal display module can not damage in testing.
Accompanying drawing explanation
Fig. 1 is the structured flowchart of a kind of embodiment of the utility model.
Fig. 2 is the structured flowchart of the another kind of embodiment of the utility model.
Fig. 3 is the structured flowchart of the another kind of embodiment of the utility model.
Embodiment
Preferred implementation of the present utility model is described in detail below in conjunction with accompanying drawing.
In order to reach the purpose of this utility model, as shown in Figure 1, in wherein a kind of embodiment of the present utility model, provide a kind of V-BY-ONE signal generation device, comprising:
Backlight electric power output port, it is electrically connected with power supply;
First memory, comprises 4 DDR3;
FPGA, comprise two LVDS image collecting devices, an image times frequency module and a LVDS output end of image mouth, two LVDS image collecting devices are electrically connected with the input end of first memory, the input end of image times frequency module is electrically connected with the output terminal of first memory, and the input end of LVDS output end of image mouth is electrically connected with the output terminal of image times frequency module;
Two change-over circuits, its input end is electrically connected with the output terminal of LVDS output end of image mouth;
Two V-BY-ONE interface modules, it is electrically connected with the output terminal of change-over circuit.
Below principle of work of the present utility model is described further:
Step one, backlight electric power output port export backlight electric power after being communicated with power supply and are lighted by liquid crystal display module;
Step 2, LVDS image collecting device receive outside board input LVDS view data and stored in first memory;
Step 3, image times frequency module reads the LVDS view data in first memory and this LVDS view data is carried out the increase of image field frequency, is then exported by LVDS output end of image mouth;
Step 4, change-over circuit convert LVDS view data to V-BY-ONE signal, finally by V-BY-ONE interface module to liquid crystal display module output image.
In present embodiment, liquid crystal display module is lighted by backlight electric power output port output backlight electric power; FPGA converts V-BY-ONE signal to by change-over circuit after the LVDS view data of outside board is carried out the increase of image field frequency, final V-BY-ONE interface module is to the liquid crystal display module output image on streamline, detect the Presentation Function of liquid crystal display module, compared to prior art, save manpower, detect its Presentation Function according to the image that liquid crystal display module exports, more accurately, error is little, is applicable to large batch of production line.
As shown in Figure 2, in order to optimize implementation result of the present utility model further, in another kind of embodiment of the present utility model, on the basis of foregoing teachings, also be provided with memory module, the output terminal of memory module is electrically connected with a LVDS image collecting device in two LVDS image collecting devices.
Adopt above-mentioned preferred scheme, memory module stores LVDS view data, outside board is not needed to input LVDS view data, V-BY-ONE signal is converted to after the LVDS view data of self memory module of direct employing carries out the increase of image field frequency, to liquid crystal display module output image, detect the Presentation Function of liquid crystal display module, can be used for the burn-in test of liquid crystal display module.
In order to optimize implementation result of the present utility model further, in another kind of embodiment of the present utility model, on the basis of foregoing teachings, above-mentioned V-BY-ONE interface module comprises V-BY-ONE receiving port, V-BY-ONE output port and second memory, and second memory is arranged between V-BY-ONE receiving port, V-BY-ONE output port.
As shown in Figure 3; in order to optimize implementation result of the present utility model further; in another kind of embodiment of the present utility model; on the basis of foregoing teachings; also be provided with protection circuit; it is arranged between two LVDS image collecting devices and power supply, and protection circuit is also arranged between backlight electric power output port and power supply.
Adopt above-mentioned preferred scheme, protection circuit can be protected liquid crystal display module, ensures that liquid crystal display module can not damage in testing.
Above-described is only preferred implementation of the present utility model; it should be pointed out that for the person of ordinary skill of the art, under the prerequisite not departing from the utility model creation design; can also make some distortion and improvement, these all belong to protection domain of the present utility model.

Claims (7)

1.V-BY-ONE signal generation device, is characterized in that, comprising:
Backlight electric power output port, it is electrically connected with power supply;
First memory;
FPGA, comprise two LVDS image collecting devices, an image times frequency module and a LVDS output end of image mouth, described two LVDS image collecting devices are electrically connected with the input end of described first memory, the input end of described image times frequency module is electrically connected with the output terminal of described first memory, and the input end of described LVDS output end of image mouth is electrically connected with the output terminal of described image times frequency module;
Two change-over circuits, its input end is electrically connected with the output terminal of described LVDS output end of image mouth;
Two V-BY-ONE interface modules, it is electrically connected with the output terminal of described change-over circuit.
2. V-BY-ONE signal generation device according to claim 1, is characterized in that, be also provided with memory module, and the output terminal of described memory module is electrically connected with the arbitrary LVDS image collecting device in two LVDS image collecting devices.
3. V-BY-ONE signal generation device according to claim 1, is characterized in that, described first memory is DDR3 or DDR2.
4. V-BY-ONE signal generation device according to claim 3, is characterized in that, described first memory is multiple.
5. V-BY-ONE signal generation device according to claim 1, it is characterized in that, described V-BY-ONE interface module comprises V-BY-ONE receiving port, V-BY-ONE output port and second memory, and described second memory is arranged between described V-BY-ONE receiving port, V-BY-ONE output port.
6. V-BY-ONE signal generation device according to claim 1, is characterized in that, be also provided with protection circuit, and it is arranged between described two LVDS image collecting devices and power supply.
7. V-BY-ONE signal generation device according to claim 6, is characterized in that, described protection circuit is also arranged between described backlight electric power output port and power supply.
CN201420673523.8U 2014-11-12 2014-11-12 V-BY-ONE signal generation device Active CN204215703U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420673523.8U CN204215703U (en) 2014-11-12 2014-11-12 V-BY-ONE signal generation device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420673523.8U CN204215703U (en) 2014-11-12 2014-11-12 V-BY-ONE signal generation device

Publications (1)

Publication Number Publication Date
CN204215703U true CN204215703U (en) 2015-03-18

Family

ID=52984354

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420673523.8U Active CN204215703U (en) 2014-11-12 2014-11-12 V-BY-ONE signal generation device

Country Status (1)

Country Link
CN (1) CN204215703U (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104853133A (en) * 2015-06-05 2015-08-19 武汉精测电子技术股份有限公司 Method and system for converting LVDS video signals into 8Lane V-BY-ONE video signals
CN104935859A (en) * 2015-06-05 2015-09-23 武汉精测电子技术股份有限公司 Method and system for converting LVDS video signals into V-BY-ONE video signals suitable for 32 Lane
CN105118409A (en) * 2015-08-19 2015-12-02 武汉精测电子技术股份有限公司 FPGA-Based V-BY-ONE codec system and method
CN109410804A (en) * 2018-09-14 2019-03-01 武汉帆茂电子科技有限公司 A kind of V-by-one signal generation device and method based on FPGA
CN114446210A (en) * 2022-01-28 2022-05-06 冠捷显示科技(厦门)有限公司 Scaler mainboard detection method adaptive to liquid crystal panel

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104853133A (en) * 2015-06-05 2015-08-19 武汉精测电子技术股份有限公司 Method and system for converting LVDS video signals into 8Lane V-BY-ONE video signals
CN104935859A (en) * 2015-06-05 2015-09-23 武汉精测电子技术股份有限公司 Method and system for converting LVDS video signals into V-BY-ONE video signals suitable for 32 Lane
CN105118409A (en) * 2015-08-19 2015-12-02 武汉精测电子技术股份有限公司 FPGA-Based V-BY-ONE codec system and method
CN105118409B (en) * 2015-08-19 2017-12-26 武汉精测电子技术股份有限公司 V BY ONE coding/decoding systems and method based on FPGA
CN109410804A (en) * 2018-09-14 2019-03-01 武汉帆茂电子科技有限公司 A kind of V-by-one signal generation device and method based on FPGA
CN109410804B (en) * 2018-09-14 2021-09-28 武汉帆茂电子科技有限公司 V-by-one signal generation device and method based on FPGA
CN114446210A (en) * 2022-01-28 2022-05-06 冠捷显示科技(厦门)有限公司 Scaler mainboard detection method adaptive to liquid crystal panel
CN114446210B (en) * 2022-01-28 2023-12-29 冠捷显示科技(厦门)有限公司 Scaler main board detection method adapting to liquid crystal panel

Similar Documents

Publication Publication Date Title
CN204215703U (en) V-BY-ONE signal generation device
CN103713405A (en) Patch board for liquid crystal display panel test signals
CN202583376U (en) I/O detection system of FPGA development board
CN204517986U (en) A kind of HDMI data wire tester
CN204334563U (en) A kind of device of automatic detection LVDS signalling channel number
CN203466962U (en) Audio port identification circuit and communication device
CN204177838U (en) Multichannel AC ammeter
CN203444053U (en) Integrated network transformer scan test device
CN206431264U (en) The aging vehicle of POE power supply products
CN211015138U (en) Automatic detection system for function detection of active noise controller
CN203276525U (en) Embedded test system convenient for near-field data transmission
CN203380119U (en) Manual classifier for defective
CN206848624U (en) Detection means
CN104330194A (en) Reading device and method of serial number and temperature value of temperature sensor
CN203895094U (en) Voltage generation circuit and drive system using the same
CN207319229U (en) Simple RS232 multifunctional serial port expanding units
CN206224458U (en) Industrial multi-serial extension card
CN112492246A (en) Novel DP and HDMI signal source equipment
CN203811700U (en) Integrated production test device
CN206193764U (en) CPU module functional test mainboard
CN202679428U (en) Novel intelligent IP self-adaptive coupling apparatus
CN203293498U (en) Injection molding machine and multisection temperature signal measuring circuit thereof
CN205910449U (en) TFT LCD glass detecting system
CN204855684U (en) A quick detection device that is arranged in non -contact smart card COB module
CN204101236U (en) High-low pressure alarm detector

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant