CN204144270U - A kind of high-voltage fast recovery chip - Google Patents
A kind of high-voltage fast recovery chip Download PDFInfo
- Publication number
- CN204144270U CN204144270U CN201420600978.7U CN201420600978U CN204144270U CN 204144270 U CN204144270 U CN 204144270U CN 201420600978 U CN201420600978 U CN 201420600978U CN 204144270 U CN204144270 U CN 204144270U
- Authority
- CN
- China
- Prior art keywords
- chip
- silicon chip
- fast recovery
- passivation layer
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Weting (AREA)
Abstract
The utility model discloses a kind of high-voltage fast recovery chip, belong to semiconductor chip field.A kind of high-voltage fast recovery chip, comprise chip, N+ ends ring, surperficial special passivation layer and P+ anode, described chip is fast recovery diode chip; Chip cuts that layer is followed successively by chip from bottom to top, N+ ends ring, surperficial special passivation layer and P+ anode.Special passivation layer comprises electric field limit collar.Chip production process adopts the method for electric field limit collar, successfully modulates fast recovery diode surface field, under similarity condition, adds the withstand voltage of fast recovery diode; Adopt special surface passivation layer, in and surface charge in oxide layer, improve the stability that fast recovery diode is withstand voltage, reduce reverse leakage current.It is low that it has switching loss, and puncture voltage is high, and leakage current is little, the advantage that reverse power consumption is few, enhances withstand voltage stability and the reliability of diode, extend the life-span of diode.
Description
Technical field
The utility model relates to semiconductor chip field, more particularly, relates to a kind of high-voltage fast recovery chip.
Background technology
For many years, the turn-off characteristic of PN high voltage power fast recovery diode (FRD), receives much concern always.How to obtain section reverse recovery time, main target that softness is large, reverse leakage current is low diode is device layout.In widely used high-speed hardware switching circuit, the softness of switching device has the meaning of particular importance.But, but the device layout manufacturing technology of routine, it is conflicting for improving softness with improving switching speed.The vacancy defect that prior art utilizes proton irradiation to induct draws effect to platinum courtyard, obtain Localized Lifetime Control, being aided with energy is 4MeV electron irradiation bulk life time control technology, achieves the optimization of better combination property in the high voltage power fast recovery diode with low anode emission effciency structure.Test shows that this type of fast recovery diode has the good characteristic that reverse recovery time is short, softness is large, reverse leakage is low.List of references: solid electronics research and advances, the life control research of high voltage power fast recovery diode, volume the 1st phase March the 28th in 2008, Xie Shushan, Hu Dongqing, high precious position.
List of references: semiconductor journal, improves the simulation study of power fast recovery diode performance by Localized Lifetime Control technology, the 24th volume the 5th phase in 2003,520-526 page, Wu He, Wu Yu, high precious position, Jia Yunpeng.Describe in document as device for power switching, the most important performance parameter of high-voltage fast recovery (FRD) is reverse recovery time, in order to reduce reverse recovery time, parameter for the low lifetime region of local has carried out the simulation study of system to the fast impact recovering silicon power diode performance, obtain comprehensive and systematic result of study different from the position of complex centre energy level in forbidden band different reverse recovery time to fast recovery diode in the low lifetime region of local comprising the low lifetime region of local position in the diode, Reverse recovery softness silver, forward voltage drop, leakage current is on the impact of each individual event performance, and the impact that the every combination property of water is comprehensively traded off.These results have important reference value to high-speed power engineering research device lifetime and device manufacturing engineering.
In current semicon industry, production high-voltage fast recovery (FRD) chip adopts V-type groove glassivation production technology usually.But prior art exists various problems, main problem is as follows: 1), breakdown potential forces down, and leakage current is large.2), forward conduction voltage is comparatively large, and cause power consumption comparatively large, diode easily burns.
Summary of the invention
1. the technical problem that will solve
Force down for the breakdown potential existed in prior art, leakage current is large, and forward conduction voltage is comparatively large, and power consumption is larger, the easy burnout problems of diode chip for backlight unit, the invention provides a kind of high-voltage fast recovery chip, it is low that it has switching loss, and puncture voltage is high, leakage current is little, the advantage that reverse power consumption is few, enhances withstand voltage stability and the reliability of diode, extends the life-span of diode.
2. technical scheme
The purpose of this utility model is achieved through the following technical solutions.
A kind of high-voltage fast recovery chip, comprise chip, N+ ends ring, surperficial special passivation layer and P+ anode, described chip is fast recovery diode chip; Chip cuts that layer is followed successively by chip from bottom to top, N+ ends ring, surperficial special passivation layer and P+ anode.
Further, described special passivation layer comprises electric field limit collar.
A kind of high-voltage fast recovery chip production process, its step is as follows:
1) field oxidation front surface cleaning:
Configuration hydrofluoric acid solution, by volume ratio water: hydrofluoric acid=6:1 solution is mixed to get, described hydrofluoric acid solution mass concentration is 40%;
Configuring No. 1 liquid, is ammoniacal liquor by volume ratio: hydrogenperoxide steam generator: water=1:1:5-1:2:7 is mixed to get, and described ammonia concn mass concentration is 27%;
Configure No. 2 liquid, by volume ratio hydrogen chloride: hydrogenperoxide steam generator: water=1:1:6-1:2:8 is mixed to get, described hydrogen chloride mass concentration is 37%, hydrogenperoxide steam generator mass concentration is 30%; Cleaning sequence is as follows:
A. hydrofluoric acid solution is used to soak silicon chip 30s, with deionized water rinsing;
B. with No. 1 immersion bubble silicon chip 10min, with deionized water rinsing;
C. the silicon chip 30s after described hydrofluoric acid solution soaking step b process is used, rear deionized water rinsing;
D. with No. 2 immersion bubble silicon chip 10min, rear deionized water rinsing, uses described hydrofluoric acid solution to soak 1min, finally uses deionized water rinsing, complete cleaning to silicon chip surface;
2) growth of silicon chip surface field oxide: by step 1) silicon chip that processed is placed in oxidation furnace and grows, and generate one deck field oxide, the thick 1-2um of field oxide, oxidation furnace temperature is 1000-1100 DEG C;
3) P+ boron diffusion photoetching: to step 2) silicon chip that process carries out photoetching, is formed in the P+ anode (4) of P+ anode region, surperficial special passivation layer (3) region formation electric field limit collar;
4) wet etching corrosion field oxide: to step 3) silicon chip that process carries out wet etching corrosion, spreads removal step 2 in the region of photoetching at P+ boron) field oxide of deposit; Remove the photoresist of P+ boron diffusion photoetching;
5) ion implantation protection oxidation front surface cleaning: use step 1) same procedure the silicon chip surface after previous step process completes is cleaned;
6) growth of ion implantation protection oxide layer: by step 5) silicon chip that process is placed in oxidation furnace and grows, and grow one deck in the patterned area of P+ boron diffusion and protect oxide layer, oxidation furnace temperature is 900-1000 DEG C;
7) P+ boron ion implantation: by step 6) silicon chip that processed carries out boron Ions Bombardment, boron Implanted Silicon Wafer surface under 40KeV-80KeV energy, forms P+-N-knot;
8) wet etching corrosive ions injects protection oxide layer: by step 7) silicon chip that process, use the oxide layer of ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution removal P+ boron diffused region;
9) ion propulsion front surface cleaning: use step 1) same procedure silicon chip completed to previous step process carry out surface clean;
10) ion propulsion: by step 9) silicon chip that processed is placed in diffusion furnace, and spread, the junction depth of P+-N-knot increases, and activates the boron ion of injection simultaneously; Diffusion furnace temperature is 1100-1200 DEG C;
11) N+ ends ring photoetching: to step 10) silicon chip that process carries out photoetching, forms the N+ cut-off ring of high-voltage fast recovery in silicon chip;
12) wet etching corrosion thermal oxide layer: by step 11) silicon chip that process, use ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution to remove the thermal oxide layer of N+ cut-off ring patterned area deposit;
13) N+ ends ring ion implantation: by step 12) silicon chip that process, ends ring (2) at N+ and uses 40KeV-80KeV energy to carry out phosphonium ion injection, remove the photoresist of N+ cut-off ring surface with stripper at normal temperatures;
14) front metal contact window photoetching: to step 13) silicon chip that processed carries out photoetching, forms the region of Metal Contact window in the region of the special passivation layer of electric field limit collar and surface;
15) wet etching corrosion thermal oxide layer: by step 14) silicon chip that process, use wet etching corrosion, use the thermal oxide layer of the ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution removal deposit in the region of front metal contact window photoetching; The photoresist of front metal contact window photoetching is removed at normal temperatures with stripper;
16) front metal is evaporated: by step 15) silicon chip that processed, carries out electron beam evaporation to silicon chip, deposit isolating metal and front metal on silicon chip;
17) front metal photoetching: to step 16) silicon chip that processed carries out photoetching, and the front metal in front metal region is in P+ anode;
18) wet etching front metal: by step 17) silicon chip that processed, use volume ratio is the front metal outside the phosphoric acid solution removal P+ anode region of 85% at normal temperatures, the photoresist applied when using stripper to remove front metal photoetching at normal temperatures;
19) boiler tube deposit special surface passivation layer: by step 18) silicon chip that processed inserts in alloy furnace tubes by adopting, and silicon chip forms surperficial special passivation layer, and surperficial special passivation layer is made up of silicon nitride material;
20) front metal alloy: by step 19) silicon chip that processed inserts in alloy furnace tubes by adopting, and front metal part forms front metal alloy, and alloy furnace tubes by adopting temperature is 400-500 DEG C, and the alloy time is 20min;
21) surface passivation layer photoetching: by step 20) silicon chip that processed carries out photoetching, and silicon chip forms surperficial special passivation layer region;
22) wet etching surface passivation layer: to step 21) silicon chip that processed, use volume ratio is the special passivation layer in surface in the phosphoric acid solution removal P+ anode region of 85%, P+ anode region forms front electrode, removes the photoresist of surperficial special passivation layer photoetching with stripper at normal temperatures;
23) thinning back side: to step 22) process the silicon chip obtained, by silicon wafer thickness from thinning back side to 200-300um, to reduce forward conduction resistance;
24) back metal deposit: for step 23) process the silicon chip obtained, carry out direct current plasma sputtering deposit back metal at silicon chip back side, form backplate;
25) electron beam irradiation: to step 24) process the silicon chip obtained, with the electron beam irradiation of 200kGy-800kGy dosage, silicon chip introduces defect;
26) chip cutting: by step 25) silicon chip that produces, use scribing machine that silicon chip is divided into one single chip, form individual chips.
Further, step 8), 12) and 15) in, described ammonium fluoride and hydrofluoric acid solution, ammonium fluoride mass concentration is 40%, and hydrofluoric acid mass concentration is 40%.
Further, step 16) described in isolating metal identical with front metal, be titanium or aluminium.
Further, step 23) described in thinning method for backing side be grinding, chemico-mechanical polishing, wet etching, atmospheric plasma corrosion.
Further, step 24) described in back metal be silver.
3. beneficial effect
Compared to prior art, the utility model has the advantage of:
(1) chip structure is simple, and be divided into four-layer structure from top to bottom, be easy to mate with other devices, adaptability is good, compatible high;
(2) adopt the method for electric field limit collar, successfully modulate fast recovery diode surface field, under similarity condition, add the withstand voltage of fast recovery diode;
(3) adopt special surface passivation layer, in and surface charge in oxide layer, improve the stability that fast recovery diode is withstand voltage, reduce reverse leakage current;
(4) use novel diode chip for backlight unit production technology, reduce switching loss, reduce pressure drop, reduce chip power-consumption, enhance withstand voltage stability and the reliability of diode, extend the life-span of diode;
(5) adopt the method for front metal alloy and thinning back side, reduce the forward conduction resistance of diode, improve the conduction property of diode, improve the reliability of diode;
(6) back metal grown uses silver, makes diode chip for backlight unit have better electric conductivity, and reliability is strong, and energy consumption is low.
Accompanying drawing explanation
The structural representation of Fig. 1 high-voltage fast recovery chip;
Preparation technology's flow chart of Fig. 2 high-voltage fast recovery chip.
Number in the figure illustrates:
1, chip; 2, N+ ends ring; 3, surperficial special passivation layer; 4, P+ anode.
Embodiment
Below in conjunction with Figure of description and specific embodiment, the utility model is described in detail.
Embodiment 1
As shown in Figure 1, a kind of high-voltage fast recovery chip, comprise chip 1, N+ ends ring 2, surperficial special passivation layer 3 and P+ anode 4, described chip 1 is fast recovery diode chip; The special passivation layer 3 in described surface uses silicon nitride material to make, special passivation layer 3 comprises electric field limit collar, adopt the method for electric field limit collar, fast recovery diode surface field is modulated in success, under similarity condition, adds the withstand voltage of fast recovery diode, adopt special surface passivation layer, in and oxide layer in surface charge, improve the stability that fast recovery diode is withstand voltage, reduce reverse leakage current.
Chip cuts that layer is followed successively by chip 1 from bottom to top, N+ ends ring 2, surperficial special passivation layer 3 and P+ anode 4, and chip is divided into four-layer structure from top to bottom, is easy to mate with other devices, and adaptability is good, compatible high.
Chip parameter:
Puncture voltage VBR >=600V;
Forward voltage VF (IF=10A)≤1.3V;
Reverse leakage current IR≤1 μ A;
Reverse recovery time Trr≤50S;
Junction temperature Tj=150 DEG C.
For the product that structural approach is made, name of product U120600AA, electrical property is as follows: VBR (25 DEG C, IR=100uA)=720V, VF (25 DEG C, IF=15A)=0.95V, IR (25 DEG C, VR=600V)=0.1uA.
The switching loss of chip is low, and pressure drop is low, and chip power-consumption is little, enhances withstand voltage stability and the reliability of diode, extends the life-span of diode.
As shown in Figure 2, a kind of high-voltage fast recovery chip production process, its step is as follows:
1) field oxidation front surface cleaning:
Configuration hydrofluoric acid solution, by volume ratio water: hydrofluoric acid=6:1 solution is mixed to get, described hydrofluoric acid solution mass concentration is 40%;
Configuring No. 1 liquid, is ammoniacal liquor by volume ratio: hydrogenperoxide steam generator: water=1:1:5-1:2:7 is mixed to get, and described ammonia concn mass concentration is 27%;
Configure No. 2 liquid, by volume ratio hydrogen chloride: hydrogenperoxide steam generator: water=1:1:6-1:2:8 is mixed to get, described hydrogen chloride mass concentration is 37%, hydrogenperoxide steam generator mass concentration is 30%; Cleaning sequence is as follows:
A. hydrofluoric acid solution is used to soak silicon chip 30s, with deionized water rinsing;
B. with No. 1 immersion bubble silicon chip 10min, with deionized water rinsing;
C. the silicon chip 30s after described hydrofluoric acid solution soaking step b process is used, rear deionized water rinsing;
D. with No. 2 immersion bubble silicon chip 10min, rear deionized water rinsing, uses described hydrofluoric acid solution to soak 1min, finally uses deionized water rinsing, complete cleaning to silicon chip surface;
2) growth of silicon chip surface field oxide: by step 1) silicon chip that processed is placed in oxidation furnace and grows, and generate one deck field oxide, the thick 1um of field oxide, oxidation furnace temperature is 1000 DEG C;
3) P+ boron diffusion photoetching: to step 2) silicon chip that process carries out photoetching, forms P+ anode 4, surperficial special passivation layer 3 region formation electric field limit collar in P+ anode 4 region;
4) wet etching corrosion field oxide: to step 3) silicon chip that process carries out wet etching corrosion, spreads removal step 2 in the region of photoetching at P+ boron) field oxide of deposit; Remove the photoresist of P+ boron diffusion photoetching;
5) ion implantation protection oxidation front surface cleaning: use step 1) same procedure the silicon chip surface after previous step process completes is cleaned;
6) growth of ion implantation protection oxide layer: by step 5) silicon chip that process is placed in oxidation furnace and grows, and grow one deck in the patterned area of P+ boron diffusion and protect oxide layer, oxidation furnace temperature is 900 DEG C;
7) P+ boron ion implantation: by step 6) silicon chip that processed carries out boron Ions Bombardment, boron Implanted Silicon Wafer surface under 40KeV energy, forms P+-N-knot;
8) wet etching corrosive ions injects protection oxide layer: by step 7) silicon chip that process, use the oxide layer of ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution removal P+ boron diffused region; Wherein said ammonium fluoride and hydrofluoric acid solution, ammonium fluoride mass concentration is 40%, and hydrofluoric acid mass concentration is 40%;
9) ion propulsion front surface cleaning: use step 1) same procedure silicon chip completed to previous step process carry out surface clean;
10) ion propulsion: by step 9) silicon chip that processed is placed in diffusion furnace, and spread, the junction depth of P+-N-knot increases, and activates the boron ion of injection simultaneously; Diffusion furnace temperature is 1100 DEG C;
11) N+ ends ring photoetching: to step 10) silicon chip that process carries out photoetching, forms the N+ cut-off ring 2 of high-voltage fast recovery in silicon chip;
12) wet etching corrosion thermal oxide layer: by step 11) silicon chip that processed, the ammonium fluoride that use volume ratio is 6:1 and hydrofluoric acid solution remove the thermal oxide layer that N+ ends the deposit of ring 2 patterned area, ammonium fluoride mass concentration is 40%, and hydrofluoric acid mass concentration is 40%;
13) N+ ends ring ion implantation: by step 12) silicon chip that process, ends ring 2 at N+ and uses 40KeV energy to carry out phosphonium ion injection, remove the photoresist on N+ cut-off ring 2 surface with stripper at normal temperatures;
14) front metal contact window photoetching: to step 13) silicon chip that processed carries out photoetching, forms the region of Metal Contact window in the region of the special passivation layer 3 of electric field limit collar and surface;
15) wet etching corrosion thermal oxide layer: by step 14) silicon chip that process, use wet etching corrosion, use the thermal oxide layer of the ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution removal deposit in the region of front metal contact window photoetching; Remove the photoresist of front metal contact window photoetching at normal temperatures with stripper, ammonium fluoride mass concentration is 40%, and hydrofluoric acid mass concentration is 40%;
16) front metal is evaporated: by step 15) silicon chip that processed, carry out electron beam evaporation to silicon chip, deposit isolating metal and front metal on silicon chip, isolating metal and front metal are aluminium;
17) front metal photoetching: to step 16) silicon chip that processed carries out photoetching, and the front metal in front metal region is in P+ anode 4;
18) wet etching front metal: by step 17) silicon chip that processed, use volume ratio is the extra-regional front metal of phosphoric acid solution removal P+ anode 4 of 85% at normal temperatures, the photoresist applied when using stripper to remove front metal photoetching at normal temperatures;
19) boiler tube deposit special surface passivation layer: by step 18) silicon chip that processed inserts in alloy furnace tubes by adopting, silicon chip forms surperficial special passivation layer 3, the special passivation layer 3 in surface is made up of silicon nitride material, adopt special surface passivation layer, in and oxide layer in surface charge, improve the stability that fast recovery diode is withstand voltage, reduce reverse leakage current, greatly improve diode chip for backlight unit reliability, the life-span increases;
20) front metal alloy: by step 19) silicon chip that processed inserts in alloy furnace tubes by adopting, and front metal part forms front metal alloy, and alloy furnace tubes by adopting temperature is 400 DEG C, and the alloy time is 20min;
21) surface passivation layer photoetching: by step 20) silicon chip that processed carries out photoetching, and silicon chip forms surperficial special passivation layer 3 region;
22) wet etching surface passivation layer: to step 21) silicon chip that processed, use volume ratio is the special passivation layer 3 in surface in phosphoric acid solution removal P+ anode 4 region of 85%, P+ anode 4 region forms front electrode, removes the photoresist of surperficial special passivation layer 3 photoetching with stripper at normal temperatures;
23) thinning back side: to step 22) process the silicon chip obtained, carry out chemico-mechanical polishing, by silicon wafer thickness from thinning back side to 200um, adopt thinning back side, reduce the forward conduction resistance of diode, improve the conduction property of diode, improve the reliability of diode;
24) back metal deposit: for step 23) process the silicon chip obtained, carry out direct current plasma sputtering deposit back metal at silicon chip back side, back metal is silver, form backplate, conducting electricity very well of silver, make chip have better electric conductivity, power consumption is lower;
25) electron beam irradiation: to step 24) process the silicon chip obtained, with the electron beam irradiation of 200kGy dosage, silicon chip introduces defect;
26) chip cutting: by step 25) silicon chip that produces, use scribing machine that silicon chip is divided into one single chip, form individual chips.
Embodiment 2:
A kind of high-voltage fast recovery chip production process, its step is as follows:
1) field oxidation front surface cleaning: configuration hydrofluoric acid solution, by volume ratio water: hydrofluoric acid=6:1 solution is mixed to get, described hydrofluoric acid solution mass concentration is 40%;
Configuring No. 1 liquid, is ammoniacal liquor by volume ratio: hydrogenperoxide steam generator: water=1:1:5-1:2:7 is mixed to get, and described ammonia concn mass concentration is 27%;
Configure No. 2 liquid, by volume ratio hydrogen chloride: hydrogenperoxide steam generator: water=1:1:6-1:2:8 is mixed to get, described hydrogen chloride mass concentration is 37%, hydrogenperoxide steam generator mass concentration is 30%; Cleaning sequence is as follows:
A. hydrofluoric acid solution is used to soak silicon chip 30s, with deionized water rinsing;
B. with No. 1 immersion bubble silicon chip 10min, with deionized water rinsing;
C. the silicon chip 30s after described hydrofluoric acid solution soaking step b process is used, rear deionized water rinsing;
D. with No. 2 immersion bubble silicon chip 10min, rear deionized water rinsing, uses described hydrofluoric acid solution to soak 1min, finally uses deionized water rinsing, complete cleaning to silicon chip surface;
2) growth of silicon chip surface field oxide: by step 1) silicon chip that processed is placed in oxidation furnace and grows, and generate one deck field oxide, the thick 2um of field oxide, oxidation furnace temperature is 1100 DEG C;
3) P+ boron diffusion photoetching: to step 2) silicon chip that process carries out photoetching, is formed in the P+ anode 4 in P+ anode 4 region, surperficial special passivation layer 3 region formation electric field limit collar;
4) wet etching corrosion field oxide: to step 3) silicon chip that process carries out wet etching corrosion, spreads removal step 2 in the region of photoetching at P+ boron) field oxide of deposit; Remove the photoresist of P+ boron diffusion photoetching;
5) ion implantation protection oxidation front surface cleaning: use step 1) same procedure the silicon chip surface after previous step process completes is cleaned;
6) growth of ion implantation protection oxide layer: by step 5) silicon chip that process is placed in oxidation furnace and grows, and grow one deck in the patterned area of P+ boron diffusion and protect oxide layer, oxidation furnace temperature is 1000 DEG C;
7) P+ boron ion implantation: by step 6) silicon chip that processed carries out boron Ions Bombardment, boron Implanted Silicon Wafer surface under 80KeV energy, forms P+-N-knot;
8) wet etching corrosive ions injects protection oxide layer: by step 7) silicon chip that process, use the oxide layer of ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution removal P+ boron diffused region; Wherein said ammonium fluoride and hydrofluoric acid solution, ammonium fluoride mass concentration is 40%, and hydrofluoric acid mass concentration is 40%.Step 12) with 15) in identical.
9) ion propulsion front surface cleaning: use step 1) same procedure silicon chip completed to previous step process carry out surface clean;
10) ion propulsion: by step 9) silicon chip that processed is placed in diffusion furnace, and spread, the junction depth of P+-N-knot increases, and activates the boron ion of injection simultaneously; Diffusion furnace temperature is 1200 DEG C;
11) N+ ends ring photoetching: to step 10) silicon chip that process carries out photoetching, forms the N+ cut-off ring 2 of high-voltage fast recovery in silicon chip;
12) wet etching corrosion thermal oxide layer: by step 11) silicon chip that process, use ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution to remove the thermal oxide layer of N+ cut-off ring 2 patterned area deposit;
13) N+ ends ring ion implantation: by step 12) silicon chip that process, ends ring 2 at N+ and uses 80KeV energy to carry out phosphonium ion injection, remove the photoresist on N+ cut-off ring 2 surface with stripper at normal temperatures;
14) front metal contact window photoetching: to step 13) silicon chip that processed carries out photoetching, forms the region of Metal Contact window in the region of the special passivation layer 3 of electric field limit collar and surface;
15) wet etching corrosion thermal oxide layer: by step 14) silicon chip that process, use wet etching corrosion, use the thermal oxide layer of the ammonium fluoride that volume ratio is 6:1 and hydrofluoric acid solution removal deposit in the region of front metal contact window photoetching; The photoresist of front metal contact window photoetching is removed at normal temperatures with stripper;
16) front metal is evaporated: by step 15) silicon chip that processed, carry out electron beam evaporation to silicon chip, deposit isolating metal and front metal on silicon chip, isolating metal and front metal are titanium;
17) front metal photoetching: to step 16) silicon chip that processed carries out photoetching, and the front metal in front metal region is in P+ anode 4;
18) wet etching front metal: by step 17) silicon chip that processed, use volume ratio is the extra-regional front metal of phosphoric acid solution removal P+ anode 4 of 85% at normal temperatures, the photoresist applied when using stripper to remove front metal photoetching at normal temperatures;
19) boiler tube deposit special surface passivation layer: by step 18) silicon chip that processed inserts in alloy furnace tubes by adopting, and silicon chip forms surperficial special passivation layer 3, and surperficial special passivation layer 3 is made up of silicon nitride material;
20) front metal alloy: by step 19) silicon chip that processed inserts in alloy furnace tubes by adopting, and front metal part forms front metal alloy, and alloy furnace tubes by adopting temperature is 500 DEG C, and the alloy time is 20min;
21) surface passivation layer photoetching: by step 20) silicon chip that processed carries out photoetching, and silicon chip forms surperficial special passivation layer 3 region;
22) wet etching surface passivation layer: to step 21) silicon chip that processed, use volume ratio is the special passivation layer 3 in surface in phosphoric acid solution removal P+ anode 4 region of 85%, P+ anode 4 region forms front electrode, removes the photoresist of surperficial special passivation layer 3 photoetching with stripper at normal temperatures;
23) thinning back side: to step 22) process the silicon chip obtained, carry out grinding thinning, by silicon wafer thickness from thinning back side to 300um;
24) back metal deposit: for step 23) process the silicon chip obtained, carry out direct current plasma sputtering deposit back metal at silicon chip back side, back metal is silver, forms backplate;
25) electron beam irradiation: to step 24) process the silicon chip obtained, with the electron beam irradiation of 800kGy dosage, silicon chip introduces defect;
26) chip cutting: by step 25) silicon chip that produces, use scribing machine that silicon chip is divided into one single chip, form individual chips.
Embodiment 3:
Embodiment 3 is substantially the same manner as Example 1, and difference is step 24) in the method for thinning back side be wet etching.
Embodiment 4:
Embodiment 4 is substantially the same manner as Example 1, and difference is step 24) in the method for thinning back side be atmospheric plasma corrosion.
Below be schematically described the invention and execution mode thereof, this description does not have restricted, and one of execution mode of the also just the invention shown in accompanying drawing, actual structure is not limited thereto.So, if those of ordinary skill in the art enlightens by it, when not departing from this creation aim, designing the frame mode similar to this technical scheme and embodiment without creationary, the protection range of this patent all should be belonged to.
Claims (2)
1. a high-voltage fast recovery chip, comprise chip (1), it is characterized in that: also comprise N+ and end ring (2), surperficial special passivation layer (3) and P+ anode (4), described chip (1) is fast recovery diode chip; Chip cuts layer and is followed successively by chip (1), N+ cut-off ring (2), surperficial special passivation layer (3) and P+ anode (4) from bottom to top.
2. a kind of high-voltage fast recovery chip according to claim 1, is characterized in that: described special passivation layer (3) comprises electric field limit collar.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420600978.7U CN204144270U (en) | 2014-10-16 | 2014-10-16 | A kind of high-voltage fast recovery chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420600978.7U CN204144270U (en) | 2014-10-16 | 2014-10-16 | A kind of high-voltage fast recovery chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204144270U true CN204144270U (en) | 2015-02-04 |
Family
ID=52420936
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420600978.7U Active CN204144270U (en) | 2014-10-16 | 2014-10-16 | A kind of high-voltage fast recovery chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204144270U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104332503A (en) * | 2014-10-16 | 2015-02-04 | 桑德斯微电子器件（南京）有限公司 | High voltage fast recovery diode chip and production process thereof |
-
2014
- 2014-10-16 CN CN201420600978.7U patent/CN204144270U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104332503A (en) * | 2014-10-16 | 2015-02-04 | 桑德斯微电子器件（南京）有限公司 | High voltage fast recovery diode chip and production process thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105489639A (en) | High-voltage fast recovery diode chip employing gradient field limiting ring and production technology of high-voltage fast recovery diode chip | |
| CN105210187B (en) | Semiconductor device | |
| CN104054178B (en) | The manufacture method of semiconductor device | |
| CN105977154B (en) | One kind having double-buffering layer fast recovery diode chip manufacturing method based on diffusion technique | |
| CN108604602A (en) | The manufacturing method of semiconductor device and semiconductor device | |
| CN103928320B (en) | The preparation method of trench gate carborundum insulated gate bipolar transistor | |
| CN104332503A (en) | High voltage fast recovery diode chip and production process thereof | |
| CN106601826A (en) | Fast recovery diode and manufacturing method thereof | |
| CN103578978A (en) | Method for manufacturing high-voltage fast recovery diodes based on silicon-based bonding materials | |
| CN102916042B (en) | Reverse IGBT (insulated gate bipolar transistor) device structure and manufacturing method therefor | |
| CN105489658A (en) | High-voltage fast recovery diode chip with high HTRB and production technology of high-voltage fast recovery diode chip | |
| CN109755325A (en) | A kind of novel double-groove type metal oxide semiconductor barrier Schottky diode structure and implementation method | |
| CN103578967A (en) | Preparation method for improving grid electrode breakdown capability of groove type IGBT | |
| CN204144270U (en) | A kind of high-voltage fast recovery chip | |
| CN104362182B (en) | A kind of plane binode type Zener diode chip and its production technology | |
| CN104124151A (en) | Groove structure Schottky barrier diode and production method thereof | |
| CN205303472U (en) | Fast recovery diode chip of gradual change electric field limit collar high pressure | |
| CN105225952A (en) | A kind of manufacture method of VDMOS device and VDMOS device | |
| CN105762198B (en) | Plough groove type fast recovery diode and preparation method thereof | |
| CN103531465A (en) | Preparation method of fast recovery diode | |
| CN205508830U (en) | High HTRB's fast recovery diode chip of high pressure | |
| CN103531616B (en) | A kind of groove-type fast recovery diode and manufacture method thereof | |
| CN104851925B (en) | A kind of backside openings structure of local back contact solar cell | |
| CN204067359U (en) | A kind of Schottky barrier diode chip | |
| CN103578959B (en) | A kind of manufacture method of anode of FS-IGBT device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |