CN204046172U - A kind of active electric power filtering controller based on dual core processor - Google Patents
A kind of active electric power filtering controller based on dual core processor Download PDFInfo
- Publication number
- CN204046172U CN204046172U CN201420393078.XU CN201420393078U CN204046172U CN 204046172 U CN204046172 U CN 204046172U CN 201420393078 U CN201420393078 U CN 201420393078U CN 204046172 U CN204046172 U CN 204046172U
- Authority
- CN
- China
- Prior art keywords
- module
- cpu
- electric power
- controller based
- core processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
- Y02E40/20—Active power filtering [APF]
Landscapes
- Supply And Distribution Of Alternating Current (AREA)
- Power Conversion In General (AREA)
Abstract
The utility model discloses a kind of active electric power filtering controller based on dual core processor, comprise data acquisition module, CPU, optical fiber driver module, man-machine interface and I/O interface circuit, the input of optical fiber driver module connects CPU, and I/O interface circuit is connected with CPU with man-machine interface; Premise central processing unit comprises DSP core and ARM core, and DSP kernel is for supporting that the real-time process of high strength calculates, and ARM is used for being responsible for un-real time job; Utility model product structure is simple, can realize complicated Harmonic Detecting Algorithm, in real time control and communication, improve the compensation precision of Active Power Filter-APF.
Description
Technical field
The utility model belongs to electric energy quality harmonic and administers field, relates to a kind of filter, specifically a kind of active electric power filtering controller based on dual core processor.
Background technology
Along with various RHVC that are non-linear in electrical network and time variation load, the load capacities such as rectifier constantly increase, the switch motion of power electronic equipment is filled with a large amount of harmonic waves and order harmonic components in electrical network, the supply network quality of power supply is caused to cause serious pollution, a large amount of harmonic and reactive currents injects electric power system, cause system effectiveness step-down, power factor is deteriorated, and disturbance is produced to other equipment and device, the quality of power supply of serious threat electrical network and the safe operation of power equipment, and supplier of electricity and power system device, user and the requirement of electrical appliance to the quality of power supply more and more higher, this contradiction makes harmonic pollution problems more pay attention to.How to suppress mains by harmonics, improve the focus that the quality of power supply becomes Recent study, Active Power Filter-APF (APF) is with its good volume dynamic responding speed and compensation characteristic, and the research in theory and practical application is obtained for extensive attention.
Active power filtering requires really to realize the Continuous Compensation without extreme difference and dynamic tracing compensation, fast response time, the time delay of current detecting and current follow-up control directly has influence on the compensation performance of APF, in order to improve the compensation performance of Active Power Filter-APF, large multi-scheme adopts the scheme of DSP+FPGA or two CSTR at present, this scheme hardware separation element is many, processing speed slow, thus affects reliability and the performance of active filter.
Utility model content
Technical problem to be solved in the utility model is, for overcoming the shortcoming of prior art, a kind of active electric power filtering controller based on dual core processor is provided, the utility model product structure is simple, complicated Harmonic Detecting Algorithm, in real time control and communication can be realized, improve the compensation precision of Active Power Filter-APF.
In order to solve above technical problem, the utility model provides a kind of active electric power filtering controller based on dual core processor, comprise data acquisition module, CPU, optical fiber driver module, man-machine interface and I/O interface circuit, the input of optical fiber driver module connects CPU, and I/O interface circuit is connected with CPU with man-machine interface;
Premise central processing unit comprises DSP core and ARM core, and DSP kernel is for supporting that the real-time process of high strength calculates, and ARM is used for being responsible for un-real time job;
Aforementioned DSP core comprises Harmonic currents detection module, DC voltage-stabilizing control module, current follow-up control module and pwm pulse generation module, Harmonic currents detection module is connected current follow-up control module with DC voltage-stabilizing control module, current follow-up control model calling pwm pulse generation module, DSP kernel is responsible for Harmonic currents detection, DC voltage voltage stabilizing control, current follow-up control and generation pwm pulse, ensures the ageing and reliability of control algolithm;
Aforementioned ARM core comprises protection and fault-tolerant module and communication module; described protection is connected I/O interface circuit and communication module respectively with fault-tolerant module; described communication module connects man-machine interface, and described ARM kernel is responsible for carrying out monitoring and protection fault-tolerant processing and communication function to APF.
The technical scheme that the utility model limits further is:
Aforementioned data acquisition module comprises signal conditioning circuit and A/D conversion chip, and signal conditioning circuit and A/D conversion chip are used for the digital signal current analog signal of the three-phase current of the three-phase voltage of electrical network, load, the voltage of DC side and APF being transformed into DSP identification.
The model of aforementioned A/D conversion chip is AD7938; The model of CPU is OMAP-L138, and adopt the dual-core architecture of C6748 DSP kernel and ARM9 kernel, unit core frequency is 300MHz; ECAP trapping module is used to realize in CPU phase-locked to line voltage; Enhancement mode high-resolution eHRPWM module is utilized to produce driving pulse in CPU.
The utility model can adopt existing module or device as corresponding units completely, is connected and can realizes technique scheme together, therefore practical.
The beneficial effects of the utility model are:
CPU adopts the dual-core architecture of DSP kernel and ARM kernel, can realize the unit core frequency up to 300 MHz, makes full use of DSP kernel and supports that the real-time process of high strength calculates, allow ARM be responsible for un-real time job simultaneously.Wherein, DSP kernel is responsible for Harmonic currents detection, DC voltage voltage stabilizing control, current follow-up control and generation pwm pulse, ensures the ageing and reliability of control algolithm, and ARM kernel core is responsible for carrying out monitoring and protection fault-tolerant processing and communication function to APF.
Its ARM kernel is responsible for supervisory control device and whether filter is in normal operating condition, when find that there is source filter occur overcurrent, overvoltage or power cell excess temperature time, send locking signal to power cell or send trip signal to circuit breaker; ARM core is responsible for realizing carrying out communication and data management with man-machine interface and backstage simultaneously.
Described data sampling module, comprises signal conditioning circuit and A/D conversion chip, is responsible for the current analog signal of the voltage of the three-phase current of the three-phase voltage of electrical network, load, DC side and APF to be transformed into the digital signal that DSP identifies.
Described dual core processor, its DSP core is responsible for the computing of the voltage collected, current information, harmonic current being separated from complicated electric current, produce instruction current, and carry out tracing control according to instruction current to compare generation error with APF output current, form the pulse signal driving main circuit inverter switching device, DSP examines the voltage stabilization of existing control inverter DC side simultaneously.
This controller hardware structure is simple, can realize complicated Harmonic Detecting Algorithm, in real time control and communication, improve the compensation precision of Active Power Filter-APF.
Accompanying drawing explanation
Fig. 1 is structure principle chart of the present utility model;
Fig. 2 is the inner schematic diagram of central processing unit of the present utility model.
Embodiment
embodiment 1
The present embodiment provides a kind of active electric power filtering controller based on dual core processor, structure as shown in Figure 1 and Figure 2, comprise data acquisition module, CPU, FTLF1321 optical fiber driver module, man-machine interface and I/O interface circuit, the input of FTLF1321 optical fiber driver module connects CPU, and I/O interface circuit is connected with CPU with man-machine interface;
CPU comprises DSP core and ARM core, and DSP kernel is for supporting that the real-time process of high strength calculates, and ARM is used for being responsible for un-real time job; DSP core comprises Harmonic currents detection module, DC voltage-stabilizing control module, current follow-up control module and pwm pulse generation module, Harmonic currents detection module is connected current follow-up control module with DC voltage-stabilizing control module, current follow-up control model calling pwm pulse generation module, DSP kernel is responsible for Harmonic currents detection, DC voltage voltage stabilizing control, current follow-up control and generation pwm pulse, ensures the ageing and reliability of control algolithm; ARM core comprises protection and fault-tolerant module and communication module; described protection is connected I/O interface circuit and communication module respectively with fault-tolerant module; described communication module connects man-machine interface, and described ARM kernel is responsible for carrying out monitoring and protection fault-tolerant processing and communication function to APF.
Wherein, data acquisition module comprises signal conditioning circuit and A/D conversion chip, and signal conditioning circuit and A/D conversion chip are used for the digital signal current analog signal of the three-phase current of the three-phase voltage of electrical network, load, the voltage of DC side and APF being transformed into DSP identification; The model of A/D conversion chip is AD7938; The model of CPU is OMAP-L138, and adopt the dual-core architecture of C6748 DSP kernel and ARM9 kernel, unit core frequency is 300MHz; ECAP trapping module is used to realize in CPU phase-locked to line voltage; Enhancement mode high-resolution eHRPWM module is utilized to produce driving pulse in CPU.
Above embodiment is only and technological thought of the present utility model is described; protection range of the present utility model can not be limited with this; every technological thought according to the utility model proposes, any change that technical scheme basis is done, all falls within the utility model protection range.
Claims (6)
1. the active electric power filtering controller based on dual core processor, comprise data acquisition module, CPU, optical fiber driver module, man-machine interface and I/O interface circuit, it is characterized in that, the input of described optical fiber driver module connects CPU, and described I/O interface circuit is connected with CPU with man-machine interface;
Described CPU comprises DSP core and ARM core, described DSP core comprises Harmonic currents detection module, DC voltage-stabilizing control module, current follow-up control module and pwm pulse generation module, described Harmonic currents detection module is connected current follow-up control module with DC voltage-stabilizing control module, described current follow-up control model calling pwm pulse generation module; Described ARM core comprises protection and fault-tolerant module and communication module, and described protection is connected I/O interface circuit and communication module respectively with fault-tolerant module, described communication module connection man-machine interface.
2. the active electric power filtering controller based on dual core processor according to claim 1, it is characterized in that, described data acquisition module comprises signal conditioning circuit and A/D conversion chip, and described signal conditioning circuit and A/D conversion chip are used for the digital signal current analog signal of the three-phase current of the three-phase voltage of electrical network, load, the voltage of DC side and APF being transformed into DSP identification.
3. the active electric power filtering controller based on dual core processor according to claim 2, is characterized in that, the model of described A/D conversion chip is AD7938.
4. the active electric power filtering controller based on dual core processor according to claim 1, it is characterized in that, the model of described CPU is OMAP-L138, and adopt the dual-core architecture of C6748 DSP kernel and ARM9 kernel, unit core frequency is 300MHz.
5. the active electric power filtering controller based on dual core processor according to claim 1, is characterized in that, uses eCAP trapping module to realize phase-locked to line voltage in described CPU.
6. the active electric power filtering controller based on dual core processor according to claim 1, is characterized in that, utilizes enhancement mode high-resolution eHRPWM module to produce driving pulse in described CPU.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420393078.XU CN204046172U (en) | 2014-07-16 | 2014-07-16 | A kind of active electric power filtering controller based on dual core processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420393078.XU CN204046172U (en) | 2014-07-16 | 2014-07-16 | A kind of active electric power filtering controller based on dual core processor |
Publications (1)
Publication Number | Publication Date |
---|---|
CN204046172U true CN204046172U (en) | 2014-12-24 |
Family
ID=52246800
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201420393078.XU Expired - Fee Related CN204046172U (en) | 2014-07-16 | 2014-07-16 | A kind of active electric power filtering controller based on dual core processor |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN204046172U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104104084A (en) * | 2014-07-16 | 2014-10-15 | 金海新源电气江苏有限公司 | Dual-core processor based active power filter controller |
CN110568396A (en) * | 2019-03-11 | 2019-12-13 | 河南省计量科学研究院 | Installation type standard meter and system and method for calibration by using same |
-
2014
- 2014-07-16 CN CN201420393078.XU patent/CN204046172U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104104084A (en) * | 2014-07-16 | 2014-10-15 | 金海新源电气江苏有限公司 | Dual-core processor based active power filter controller |
CN110568396A (en) * | 2019-03-11 | 2019-12-13 | 河南省计量科学研究院 | Installation type standard meter and system and method for calibration by using same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN201994674U (en) | Reactive power compensation and harmonic suppression device for photovoltaic grid-combined system | |
CN104104084A (en) | Dual-core processor based active power filter controller | |
CN101577427B (en) | Detection control method of self-adapting tuning passive power filter | |
CN202817792U (en) | Micro-source gird connection and power quality control system | |
CN103746382A (en) | Active power filtering system | |
CN103117553A (en) | Novel power quality regulator on background of micro-grid | |
CN204046172U (en) | A kind of active electric power filtering controller based on dual core processor | |
CN104218838A (en) | Photovoltaic grid-connected inverter with function of adaptive harmonic in-place control | |
CN203339701U (en) | Multi-target loss reduction device | |
CN103199557A (en) | TMS320F2812-based unified control method for photovoltaic grid connection and power quality comprehensive management | |
CN104506069A (en) | Non-isolation type photovoltaic grid-connected inverter | |
CN203911558U (en) | Off-board conductive direct-current electric vehicle charger having APF function | |
CN204578096U (en) | Low-voltage active electric power filter control system | |
CN203326915U (en) | Control system for reducing impact current of grid-connected inverter | |
CN103414190A (en) | Multi-target loss reduction device | |
CN204361687U (en) | Many combined parallels static reacance generator | |
CN204928161U (en) | Electric wire netting reactive power and voltage compensation device | |
CN203589734U (en) | Flexible low-voltage power compensation device | |
CN203747427U (en) | High calculating ability intelligent capacitor | |
CN105098780A (en) | Active heat supplying temperature controller equipped with dual-core processor | |
CN203826969U (en) | Chained SVG control circuit based on DSP and FPGA | |
CN102347618A (en) | Three-phase energy feedback device | |
CN201750163U (en) | Three-phase energy saving feedback load | |
CN203104323U (en) | Direct current-to-alternative current (DC-to-AC) power conversion system | |
CN202142864U (en) | Bus-type controller-controlled intelligent stationary wattless generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20141224 Termination date: 20170716 |