CN203908670U - Ultrasonic detection noise inhibition system - Google Patents

Ultrasonic detection noise inhibition system Download PDF

Info

Publication number
CN203908670U
CN203908670U CN201420216979.1U CN201420216979U CN203908670U CN 203908670 U CN203908670 U CN 203908670U CN 201420216979 U CN201420216979 U CN 201420216979U CN 203908670 U CN203908670 U CN 203908670U
Authority
CN
China
Prior art keywords
module
analog
ultrasonic detection
digital
digital converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420216979.1U
Other languages
Chinese (zh)
Inventor
李华栋
吴云峰
郑天策
瞿鑫
戴磊
夏涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN201420216979.1U priority Critical patent/CN203908670U/en
Application granted granted Critical
Publication of CN203908670U publication Critical patent/CN203908670U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)

Abstract

The utility model relates to the ultrasonic detection technology and provides an ultrasonic detection noise inhibition system aiming to solve the problems that the noise inhibition technology of prior arts is difficult to guarantee timeliness of an ultrasonic detection system and is easy to cause signal waveform distortion. A noise input terminal is in connection with a sampling module through a first amplification module; the sampling module is in connection with an analog-to-digital converter which is in connection with a buffer memory module; the buffer memory module is in connection with a processing module; the processing module is respectively in connection with a storage module and a digital-to-analog converter; the digital-to-analog converter is in connection with a single output terminal. A synchronizing signal input terminal is in connection with a comparison module through a second amplification module; the comparison module is respectively in connection with the analog-digital converter, a doubling circuit and the processing module; the doubling circuit is in connection with the analog-to-digital converter. The ultrasonic detection noise inhibition system can raise a detection rate, guarantees timeliness of an ultrasonic detection system, and is not easy to cause signal waveform deformation, thereby is suitable for noise inhibition technology in ultrasonic detection technology.

Description

Ultrasonic Detection noise suppressing system
Technical field
The utility model relates to ultrasonic detecting technology, particularly the noise reduction techniques in ultrasonic detecting technology.
Background technology
At present, Ultrasonic Detection is industrial common Dynamic Non-Destruction Measurement, can detect parameters such as the defect of detected object, thickness, elastic constants by ultrasonic detecting technology, in conjunction with the non-contact ultrasonic such as Air Coupling, laser-ultrasound energy-changing method, can also realize noncontact nondestructive measurement.No matter be to adopt noncontact or the ultrasonic transduction method of contact, the signal of probe output is all unavoidably brought noise signal into, comprise acoustic noise and non-acoustic noise: acoustic noise is mainly the microstructure noise being caused by material crystal boundary, and non-acoustic noise mainly comprises circuit noise, impulsive noise etc.The existence of noise can be polluted the useful signal of even falling into oblivion Ultrasonic Detection, affects precision and the validity of Ultrasonic Detection.Noise processed is one of key of ultrasonic testing system.
Adaptive noise offsets, phase-locked amplification etc. is the current ultrasonic testing system noise reduction techniques that adopts conventionally.The core that adaptive noise offsets is to utilize the optimized digital filter of adaptive algorithm, and its algorithm operation quantity is huge, and operation time is longer, is difficult to the real-time that ensures that ultrasonic system detects; And the useful signal of Ultrasonic Detection is high-frequency pulse signal, adopt phase lock amplifying technology easily to cause signal waveform distortion.
Utility model content
Technical problem to be solved in the utility model, what offset for adaptive noise exactly utilizes the optimized digital filter of adaptive algorithm, and its algorithm operation quantity is huge, and operation time is longer, is difficult to the real-time that ensures that ultrasonic system detects; And the useful signal of Ultrasonic Detection is high-frequency pulse signal, adopt phase lock amplifying technology easily to cause the problem of signal waveform distortion, Ultrasonic Detection noise suppressing system is provided, when use, by loading corresponding software and algorithm, to reach raising detection rates, ensure the real-time of ultrasonic testing system, and be not easy the effect of the distortion that causes signal waveform.
The utility model solve the technical problem, the technical scheme adopting is, Ultrasonic Detection noise suppressing system, comprise signal input part, amplification module one, sampling module, analog to digital converter, cache module, processing module, memory module, digital to analog converter, synchronous signal input end, amplification module two, comparison module, frequency multiplier circuit and signal output part, described signal input part is connected with sampling module by amplification module one, sampling module is connected with analog to digital converter, analog to digital converter is connected with cache module, cache module is connected with processing module, processing module is connected with memory module and digital to analog converter respectively, digital to analog converter is connected with signal output part, described synchronous signal input end is connected with comparison module by amplification module two, comparison module respectively with analog to digital converter, frequency multiplier circuit and processing module connect, frequency multiplier circuit is connected with analog to digital converter.
Further, described amplification module two is operational amplifier.
Further, described frequency multiplier circuit comprises phaselocked loop sum counter, and described phaselocked loop is connected with counter and comparison module respectively, and counter is connected with analog to digital converter.
Further, described counter is scale-of-two asynchronous counter.
Concrete, described amplification module one is low noise amplifier.
Concrete, described sampling module is sampling holder.
Concrete, described cache module is pushup storage.
Concrete, described processing module is microprocessor.
The beneficial effects of the utility model are, when use, by loading after specific application software and algorithm, first ultrasound detection signal amplifies through low noise amplifier, after keeping, sampling holder sampling, by analog to digital converter, simulating signal is converted to digital signal, convert the digital signal obtaining and enter buffer memory buffer memory, microprocessor is by specific algorithm, the data that read in buffer memory average computing, operation result is stored in storer, reading by microprocessor the operation result calling in storer is sent to digital-to-analog conversion and carries out digital-to-analog conversion and obtain output signal.Because noise has randomness, the accumulation being averaging in computing can make repeatedly the noise producing in measuring process cancel each other out, thereby reaches the object that suppresses noise.Meanwhile, the calculating process being averaging is simple, can ensure the real-time of ultrasonic testing system, and in the process of digital sample, waveform is difficult for distortion.Brief description of the drawings
Fig. 1 is the example structure figure of the utility model Ultrasonic Detection noise suppressing system.
Embodiment
Describe the technical solution of the utility model in detail below in conjunction with drawings and Examples:
What the utility model offseted for adaptive noise utilizes the optimized digital filter of adaptive algorithm, and its algorithm operation quantity is huge, and operation time is longer, is difficult to the real-time that ensures that ultrasonic system detects, and the useful signal of Ultrasonic Detection is high-frequency pulse signal, adopt phase lock amplifying technology easily to cause the problem of signal waveform distortion, Ultrasonic Detection noise suppressing system is provided, comprise signal input part, amplification module one, sampling module, analog to digital converter, cache module, processing module, memory module, digital to analog converter, synchronous signal input end, amplification module two, comparison module, frequency multiplier circuit and signal output part, described signal input part is connected with sampling module by amplification module one, sampling module is connected with analog to digital converter, analog to digital converter is connected with cache module, cache module is connected with processing module, processing module is connected with memory module and digital to analog converter respectively, digital to analog converter is connected with signal output part, described synchronous signal input end is connected with comparison module by amplification module two, comparison module respectively with analog to digital converter, frequency multiplier circuit and processing module connect, frequency multiplier circuit is connected with analog to digital converter.First amplify through low noise amplifier by ultrasound detection signal after loading specific application software and algorithm, after keeping, sampling holder sampling, by analog to digital converter, simulating signal is converted to digital signal, convert the digital signal obtaining and enter buffer memory buffer memory, microprocessor is by specific software algorithm, the data that read in buffer memory average computing, operation result is stored in storer, reads the operation result calling in storer be sent to digital-to-analog conversion and carry out digital-to-analog conversion and obtain output signal by microprocessor.Because noise has randomness, the accumulation being averaging in computing can make repeatedly the noise producing in measuring process cancel each other out, thereby reaches the object that suppresses noise.The calculating process being averaging is simple, can ensure the real-time of ultrasonic testing system, and in the process of digital sample, waveform is difficult for distortion.
Embodiment
The Ultrasonic Detection noise suppressing system that this is routine, as shown in Figure 1, comprise signal input part, amplification module one, sampling module, analog to digital converter, cache module, processing module, memory module, digital to analog converter, synchronous signal input end, amplification module two, comparison module, frequency multiplier circuit and signal output part, described signal input part is connected with sampling module by amplification module one, sampling module is connected with analog to digital converter, analog to digital converter is connected with cache module, cache module is connected with processing module, processing module is connected with memory module and digital to analog converter respectively, digital to analog converter is connected with signal output part, described synchronous signal input end is connected with comparison module by amplification module two, comparison module respectively with analog to digital converter, frequency multiplier circuit and processing module connect, frequency multiplier circuit is connected with analog to digital converter.
Preferably, described amplification module one is low noise amplifier.
First, ultrasound detection signal is amplified through low noise amplifier, then, after keeping, sampling holder sampling, by analog to digital converter, simulating signal is converted to digital signal, convert again the digital signal obtaining and enter buffer memory buffer memory, finally, by loading specific software and calculating rear, the data that microprocessor reads in buffer memory are carried out multi-point average computing, operation result is stored in storer, reads the operation result calling in storer be sent to digital-to-analog conversion and carry out digital-to-analog conversion and obtain output signal by microprocessor.
Preferably, the analog-digital conversion process of analog to digital converter is completed by synchronization signal coordinates, and synchronizing signal is from the driving pulse of ultrasonic dispensing device.For reaching the analog-digital conversion process of synchronization signal coordinates analog to digital converter, Ultrasonic Detection noise suppressing system, be provided with synchronous signal input end, amplification module two, comparison module and frequency multiplier circuit, described synchronous signal input end be connected, amplification module two is connected with comparison module, comparison module is connected with analog to digital converter and frequency multiplier circuit respectively, and frequency multiplier circuit is connected with analog to digital converter.Concrete, comparison module is connected with the Enable Pin of analog-to-digital conversion module, and frequency multiplier circuit is connected with the clock end of analog to digital converter.
Preferably, described frequency multiplier circuit comprises phaselocked loop sum counter, and described phaselocked loop is connected with counter and comparison module respectively, and counter is connected with analog to digital converter.Described counter is scale-of-two asynchronous counter.
Preferably, described amplification module two is operational amplifier.
Preferably, described sampling module is sampling holder.
Preferably, described cache module is pushup storage.
Concrete, synchronizing signal is sent into comparer after operational amplifier amplifies, and when input signal is during higher than a certain threshold level, comparer is output as high level, otherwise comparer is output as low level, like this output of comparer be one synchronize with input signal, with square-wave signal frequently.The square-wave signal of comparer output is admitted to the frequency multiplier circuit being made up of phaselocked loop and scale-of-two asynchronous counter, the output signal frequency of frequency multiplier circuit is N times of input end signal frequency, N is 2 positive integer exponential depth, identical with sampling number required in the signal period.The square-wave signal of the output of comparer flows to analog to digital converter as enable signal, enable signal be high level the analog-digital conversion function of analog to digital converter be allowed to, otherwise the analog-digital conversion function of analog to digital converter is closed.The output signal of frequency multiplier circuit flows to analog to digital converter as clock signal.
Preferential, processing module is microprocessor.Microprocessor is the microprocessor of carrying out control and average calculating operation, and meanwhile, the processing procedure of microprocessor is completed by synchronization signal coordinates.
Concrete, synchronizing signal is input microprocessor after operational amplifier and comparer processing, when comparer is output as while being low level negative edge signal by high level saltus step, microprocessor will be carried out following operation: first read the data in cache module until fifo registers is sky, then the data that read are averaged to computing and obtain valid data, subsequently valid data are sent into memory module storage, finally valid data are sent into digital to analog converter and carried out digital-to-analog conversion.
In sum, the utility model, by loading after specific software and algorithm, first amplifies ultrasound detection signal when use through low noise amplifier, after sampling holder sampling keeps, by analog to digital converter, simulating signal is converted to digital signal.The analog-digital conversion process of analog to digital converter is completed by synchronization signal coordinates, synchronizing signal is from the driving pulse of ultrasonic dispensing device, synchronizing signal is sent into comparer after operational amplifier amplifies, when input signal is during higher than a certain threshold level, comparer is output as high level, otherwise comparer is output as low level, like this output of comparer be one synchronize with input signal, with square-wave signal frequently.The square-wave signal of comparer output is admitted to the frequency multiplier circuit being made up of phaselocked loop and scale-of-two asynchronous counter, the output signal frequency of frequency multiplier circuit is N times of input end signal frequency, N is 2 positive integer exponential depth, identical with sampling number required in the signal period.The square-wave signal of the output of comparer flows to analog to digital converter as enable signal, enable signal be high level the analog-digital conversion function of analog to digital converter be allowed to, otherwise the analog-digital conversion function of analog to digital converter is closed.The output signal of frequency multiplier circuit flows to analog to digital converter as clock signal.Convert the digital signal obtaining and enter buffer memory buffer memory, buffer memory is a pushup storage, when comparer is output as while being low level negative edge signal by high level saltus step, microprocessor first reads the data in cache module until fifo registers is sky, then microprocessor averages computing to the data that read and obtains valid data, microprocessor is sent valid data into memory module storage subsequently, last microprocessor is sent valid data into digital to analog converter and is carried out digital-to-analog conversion, obtain output signal by digital-to-analog conversion.Because noise has randomness, the accumulation being averaging in computing can make repeatedly the noise producing in measuring process cancel each other out, thereby reaches the object that suppresses noise.The calculating process being averaging is simple, can ensure the real-time of ultrasonic testing system, and in the process of digital sample, waveform is difficult for distortion.

Claims (8)

1. Ultrasonic Detection noise suppressing system, it is characterized in that, comprise signal input part, amplification module one, sampling module, analog to digital converter, cache module, processing module, memory module, digital to analog converter, synchronous signal input end, amplification module two, comparison module, frequency multiplier circuit and signal output part, described signal input part is connected with sampling module by amplification module one, sampling module is connected with analog to digital converter, analog to digital converter is connected with cache module, cache module is connected with processing module, processing module is connected with memory module and digital to analog converter respectively, digital to analog converter is connected with signal output part, described synchronous signal input end is connected with comparison module by amplification module two, comparison module respectively with analog to digital converter, frequency multiplier circuit and processing module connect, frequency multiplier circuit is connected with analog to digital converter.
2. Ultrasonic Detection noise suppressing system according to claim 1, is characterized in that, described amplification module two is operational amplifier.
3. Ultrasonic Detection noise suppressing system according to claim 1, is characterized in that, described frequency multiplier circuit comprises phaselocked loop sum counter, and described phaselocked loop is connected with counter and comparison module respectively, and counter is connected with analog to digital converter.
4. Ultrasonic Detection noise suppressing system according to claim 3, is characterized in that, described counter is scale-of-two asynchronous counter.
5. Ultrasonic Detection noise suppressing system according to claim 1, is characterized in that, described amplification module one is low noise amplifier.
6. Ultrasonic Detection noise suppressing system according to claim 1, is characterized in that, described sampling module is sampling holder.
7. Ultrasonic Detection noise suppressing system according to claim 1, is characterized in that, described cache module is pushup storage.
8. Ultrasonic Detection noise suppressing system according to claim 1, is characterized in that, described processing module is microprocessor.
CN201420216979.1U 2014-04-30 2014-04-30 Ultrasonic detection noise inhibition system Expired - Fee Related CN203908670U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420216979.1U CN203908670U (en) 2014-04-30 2014-04-30 Ultrasonic detection noise inhibition system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420216979.1U CN203908670U (en) 2014-04-30 2014-04-30 Ultrasonic detection noise inhibition system

Publications (1)

Publication Number Publication Date
CN203908670U true CN203908670U (en) 2014-10-29

Family

ID=51782933

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420216979.1U Expired - Fee Related CN203908670U (en) 2014-04-30 2014-04-30 Ultrasonic detection noise inhibition system

Country Status (1)

Country Link
CN (1) CN203908670U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108519442A (en) * 2018-04-13 2018-09-11 中国石油天然气第七建设有限公司 Based on the defect detection on ultrasonic basis and system for changing wave inhibition method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108519442A (en) * 2018-04-13 2018-09-11 中国石油天然气第七建设有限公司 Based on the defect detection on ultrasonic basis and system for changing wave inhibition method
CN108519442B (en) * 2018-04-13 2020-10-09 中国石油天然气第七建设有限公司 Ultrasonic flaw detection method and system based on chemical wave inhibition method

Similar Documents

Publication Publication Date Title
CN103048508B (en) Improve the method for digital oscilloscope activation levels precision, device and digital oscilloscope
WO2013066891A4 (en) System and method for improving orientation data
CN105486934A (en) Method and system for detecting leading edge of pulse waveform based on straight line fitting
CN203908670U (en) Ultrasonic detection noise inhibition system
CN103475343A (en) Low-power-consumption processing method for anti-interference, amplification and shaping of weak signals
CN102723921A (en) Digital lock phase amplification implementation method and system based on field programmable gate array
CN203858282U (en) Intermediate frequency broadband digital peak detection circuit
CN203104409U (en) Digital phase-locked loop tracking system used for accurately detecting commercial power
CN104614446A (en) Acoustic velocity measurement method based on marine bottom sediment
CN204272138U (en) A kind of eye pattern testing apparatus of high speed signal
CN201464525U (en) Oscilloscope automatically performing channel correction along with temperature change
CN108007531A (en) A kind of echo signal processing circuit of ultrasonic material level meter
CN204594436U (en) A kind of device of ultrasonic thickness measurement
CN205281179U (en) Data acquisition device based on FPGA control
CN204156832U (en) A kind of narrow pulse peak
CN202614725U (en) Device for losslessly and intelligently detecting flaws in wood material
CN104792284B (en) A kind of method of ultrasonic thickness measurement
CN116027311A (en) Synchronous trigger circuit and method for wave trough of ultrasonic wave measurement echo
JP2011043461A5 (en)
WO2021093579A1 (en) Waveform measuring method
CN204154443U (en) A kind of degree of vacuum glass on-line measuring device
CN103916198A (en) Timing-synchronization estimation error testing method and system
CN203224566U (en) Magnetron radar frequency measurement device based on auto-correlation processing
CN104019776A (en) Mobile phone ultrasonic detecting device and method
CN111551231A (en) Water level detection device

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141029

Termination date: 20150430

EXPY Termination of patent right or utility model