CN203898305U - Electroencephalogram acquisition and transmission system - Google Patents

Electroencephalogram acquisition and transmission system Download PDF

Info

Publication number
CN203898305U
CN203898305U CN201420201557.7U CN201420201557U CN203898305U CN 203898305 U CN203898305 U CN 203898305U CN 201420201557 U CN201420201557 U CN 201420201557U CN 203898305 U CN203898305 U CN 203898305U
Authority
CN
China
Prior art keywords
circuit
optical signal
transfer system
signal
brain wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420201557.7U
Other languages
Chinese (zh)
Inventor
李晓欧
张科
张群峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHANGHAI PUKANG ELECTRONIC TECHNOLOGY Co Ltd
Original Assignee
SHANGHAI PUKANG ELECTRONIC TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHANGHAI PUKANG ELECTRONIC TECHNOLOGY Co Ltd filed Critical SHANGHAI PUKANG ELECTRONIC TECHNOLOGY Co Ltd
Priority to CN201420201557.7U priority Critical patent/CN203898305U/en
Application granted granted Critical
Publication of CN203898305U publication Critical patent/CN203898305U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)
  • Measurement Of The Respiration, Hearing Ability, Form, And Blood Characteristics Of Living Organisms (AREA)
  • Optical Communication System (AREA)

Abstract

The utility model relates to an electroencephalogram acquisition and transmission system which comprises an electroencephalogram acquisition circuit used for acquiring a multi-lead electroencephalogram, a first optical signal circuit connected with the electroencephalogram acquisition circuit and used for converting the multi-lead electroencephalogram into an optical signal, a second optical signal circuit coupled with the first optical signal circuit and used for receiving the optical signal and converting the received optical signal into a first electrical signal, a digital processing circuit connected with the second optical signal circuit and used for digital processing the first electrical signal to obtain a second electrical signal, and an acquisition host computer connected with the digital processing circuit and used for displaying and analyzing the electroencephalogram. According to the utility model, as the optical signal is adopted for transmission, electric isolation between the electroencephalogram acquisition circuit and the digital processing circuit is realized, and the electroencephalogram acquisition and transmission system has the characteristics of interference resistance, high stability and high transmission rate.

Description

Brain wave acquisition transfer system
Technical field
This utility model relates to field of medical, particularly relates to a kind of brain wave acquisition transfer system.
Background technology
The communication that now the brain wave acquisition transfer system in technology adopts, signal of communication easily disturbed, connect unstable, data conveying capacity is limited, is not well positioned to meet the collection requirement of EEG signals.
Utility model content
The purpose of this utility model is to provide a kind of brain wave acquisition transfer system, with overcome in prior art signal easily disturbed, connect unsettled problem.
For solving the problems of the technologies described above, as an aspect of the present utility model, provide a kind of brain wave acquisition transfer system, comprising: eeg signal acquisition circuit, lead EEG signals for gathering more; The first optical signal circuit, is connected with described eeg signal acquisition circuit, for more lead EEG signals and be converted into optical signal described; The second optical signal circuit, with described the first optical signal circuit coupling, for receiving described optical signal and the described optical signal receiving being converted into first signal of telecommunication; Digitized processing circuit, is connected with described the second optical signal circuit, for described first signal of telecommunication is carried out to digitized processing to obtain second signal of telecommunication; Gather main frame, be connected with described digitized processing circuit, for demonstration and the analysis of EEG signals.
Further, described brain wave acquisition transfer system also comprises optical fiber, and described the first optical signal circuit is connected with described the second optical signal circuit by described optical fiber.
Further, described the first optical signal circuit or described the second optical signal circuit comprise light transceiving chip and low level warning indicating circuit, wherein, described low level warning indicating circuit comprises the light emitting diode, resistance and the not gate that connect successively, and the warning outfan of described smooth transceiving chip is connected with the input of described not gate.
Further, described eeg signal acquisition circuit comprises the pre-differential amplifier circuit, time constant circuit, active low-pass filter circuit, multi-way switch circuit and the optical transmission module circuit that connect successively.
Further, described digitized processing circuit comprises FPGA, USB control chip, for evoked brain potential signal being stimulated to the analog-digital chip controlled and for carrying out synchronous synchronous circuit to stimulating and gathering, wherein, described USB control chip, described analog-digital chip and described synchronous circuit are all connected with described FPGA, described USB control chip is connected with described collection main frame, and described FPGA is connected with described the second optical signal circuit.
Further, described active low-pass filter circuit is eight rank filtering and amplifying circuits.
Further, described multi-way switch circuit comprises CD4051 chip.
Further, described pre-differential amplifier circuit comprises AD620 chip.
Owing to having adopted optical signal to transmit, thereby realize the electrical isolation between eeg signal acquisition circuit and digitized processing circuit, simultaneously, the stability and the high requirement of transfer rate that connect are ensured, can effectively prevent that eeg signal acquisition circuit is subject to outside power frequency and disturbs, for the frequency acquisition that improves EEG signals provides guarantee.The utlity model has the feature anti-interference, stable, transfer rate is fast.
Brief description of the drawings
Fig. 1 has schematically shown structural representation of the present utility model.
Fig. 2 has schematically shown the circuit theory diagrams of the first optical signal circuit or the first optical signal circuit.
Fig. 3 has schematically shown the circuit theory diagrams of eeg signal acquisition circuit.
Fig. 4 has schematically shown the circuit theory diagrams of pre-differential amplifier circuit.
Fig. 5 has schematically shown the circuit theory diagrams of active low-pass filter circuit.
Reference numeral in figure: 10, eeg signal acquisition circuit; 11, pre-differential amplifier circuit; 11a, AD620 chip; 11b, resistance; 12, time constant circuit; 13, active low-pass filter circuit; 14, multi-way switch circuit; 15, optical transmission module circuit; 20, the first optical signal circuit; 21, light transceiving chip; 22, light emitting diode; 23, resistance; 24, not gate; 25, inductance; 26, electric capacity; 27, electric capacity; 30, the second optical signal circuit; 40, digitized processing circuit; 50, gather main frame; 60, optical fiber; 70, USB circuit.
Detailed description of the invention
Below in conjunction with accompanying drawing, embodiment of the present utility model is elaborated, but the multitude of different ways that this utility model can be defined by the claims and cover is implemented.
As first aspect of the present utility model, please refer to Fig. 1, a kind of brain wave acquisition transfer system is provided, comprising: eeg signal acquisition circuit 10, lead EEG signals for gathering more; The first optical signal circuit 20, is connected with described eeg signal acquisition circuit 10, for more lead EEG signals and be converted into optical signal described; The second optical signal circuit 30, is coupled with described the first optical signal circuit 20, for receiving described optical signal and the described optical signal receiving being converted into first signal of telecommunication; Digitized processing circuit 40, is connected with described the second optical signal circuit 30, for described first signal of telecommunication is carried out to digitized processing to obtain second signal of telecommunication; Gather main frame 50, be connected with described digitized processing circuit 40, for demonstration and the analysis of EEG signals.
For example, the operating wavelength range of first, second optical signal circuit can be 1260-1360nm, input/output interface and Transistor-Transistor Logic level compatibility, and low power dissipation design, transfer rate 84Mb/s, transmission range is greater than 5 km.
This utility model is converted to optical signal by the first optical signal circuit 20 by the EEG signals of leading collecting more, and gives the second optical signal circuit 30 by this optical signal transmission.The optical signal that the second optical signal circuit 30 is received is again converted into first signal of telecommunication, then after digitized processing circuit 40 is processed, offers and accepts and believe main frame and shows and analysis.Visible, owing to having adopted optical signal to transmit, thereby realize the electrical isolation between eeg signal acquisition circuit 10 and digitized processing circuit 40, simultaneously, the stability and the high requirement of transfer rate that connect are ensured, can effectively prevent that eeg signal acquisition circuit 10 is subject to outside power frequency and disturbs, for the frequency acquisition that improves EEG signals provides guarantee.The utlity model has the feature anti-interference, stable, transfer rate is fast.
Preferably, please refer to Fig. 1, described brain wave acquisition transfer system also comprises optical fiber 60, and described the first optical signal circuit 20 is connected with described the second optical signal circuit 30 by described optical fiber 60.For example, optical fiber 60 can adopt multimode fibre.
Preferably, please refer to Fig. 2, described the first optical signal circuit 20 or described the second optical signal circuit 30 comprise light transceiving chip 21 and low level warning indicating circuit, wherein, described low level warning indicating circuit comprises the light emitting diode 22, resistance 23 and the not gate 24 that connect successively, and the warning outfan of described smooth transceiving chip is connected with the input of described not gate.So in the time that low level appears in warning outfan, the work of light emitting diode indicating circuit is undesired.In addition, also comprise the electric source filter circuit being formed by inductance 25, electric capacity 26,27.
Preferably, please refer to Fig. 3, described eeg signal acquisition circuit 10 comprises the pre-differential amplifier circuit 11, time constant circuit 12, active low-pass filter circuit 13, multi-way switch circuit 14 and the optical transmission module circuit 15 that connect successively.Because EEG signals is faint, preferably, can adopt above-mentioned pre-differential amplifier circuit 11 and active low-pass filter circuit 13 to process.
Preferably, please refer to Fig. 4, described pre-differential amplifier circuit 11 comprises AD620 chip 11a.AD620 chip has the ability that suppresses high common-mode voltage, and its inside is made up of 3 homophase bridging amplifiers, can adjust the yield value amplifying by resistance 11b.
Preferably, please refer to Fig. 5, described active low-pass filter circuit 13 is eight rank filtering and amplifying circuits.For example, can realize 4 grade of 8 rank filtering and amplifying circuit by 27L4 family chip, wherein, a 27L4 family chip can comprise 13a, 13b, tetra-unit of 13c and 13d.In filter circuit, filter number exponent number higher, the boundary of passband and stopband is steeper, thereby filter effect is better., adopt 4 grades of filtering herein, totally 8 rank, every grade is the 2 active homophase input in rank low pass filters.
Preferably, described multi-way switch circuit comprises CD4051 chip.Can realize the switching of leading by multi-way switch circuit 14, thereby realize the switching of leading EEG signals more.CD4051 is single 8 passage numeral control simulation switches, has 32 system control input ends, has low conduction impedance and very low cut-off leakage current.Amplitude is that the digital signal of 4.5-20V can be controlled the analogue signal of peak-to-peak value to 20V, meets the requirement of this patent completely.
Preferably, described digitized processing circuit 40 comprises FPGA, USB control chip, for evoked brain potential signal being stimulated to the analog-digital chip controlled and for carrying out synchronous synchronous circuit to stimulating and gathering, wherein, described USB control chip, described analog-digital chip and described synchronous circuit are all connected with described FPGA, described USB control chip is connected with described collection main frame 50, and described FPGA is connected with described the second optical signal circuit 30.For example, synchronous circuit can adopt MAX485, and analog-digital chip can adopt CS4391.Like this, digitized processing circuit 40 can be connected with collection main frame 50 by USB circuit 70.
For example, FPGA can adopt EP1C12Q240, and its density is up to 20060 logical blocks, and RAM, up to 288KB, has clock phase-locked loop and double data rate (DDR) ddr interface.Use FPGA can realize and control, the reading and writing data of the second optical signal circuit 30, analog-digital chip and synchronous circuit, to use read-write control to the inner FIFO of USB control chip and the logical process of signal.Preferably, USB control chip can adopt CY7C68013, its message transmission rate is fast, for FPGA provides simple and seamless link interface, the 8051(performance of 1 enhancement mode that it is inner integrated is the more than 3 times of standard 8051), 1 intelligent USB SIE, 1 usb data transceiver, 38 I/O mouths, 16 bit address lines, 8.5KB RAM and 4KB FIFO etc.
The foregoing is only preferred embodiment of the present utility model, be not limited to this utility model, for a person skilled in the art, this utility model can have various modifications and variations.All within spirit of the present utility model and principle, any amendment of doing, be equal to replacement, improvement etc., within all should being included in protection domain of the present utility model.

Claims (8)

1. a brain wave acquisition transfer system, is characterized in that, comprising:
Eeg signal acquisition circuit (10), leads EEG signals for gathering more;
The first optical signal circuit (20), is connected with described eeg signal acquisition circuit (10), for more lead EEG signals and be converted into optical signal described;
The second optical signal circuit (30), with described the first optical signal circuit (20) coupling, for receiving described optical signal and the described optical signal receiving being converted into first signal of telecommunication;
Digitized processing circuit (40), is connected with described the second optical signal circuit (30), for described first signal of telecommunication is carried out to digitized processing to obtain second signal of telecommunication;
Gather main frame (50), be connected with described digitized processing circuit (40), for demonstration and the analysis of EEG signals.
2. brain wave acquisition transfer system according to claim 1, it is characterized in that, described brain wave acquisition transfer system also comprises optical fiber (60), and described the first optical signal circuit (20) is connected with described the second optical signal circuit (30) by described optical fiber (60).
3. brain wave acquisition transfer system according to claim 1, it is characterized in that, described the first optical signal circuit (20) or described the second optical signal circuit (30) comprise light transceiving chip and low level warning indicating circuit, wherein, described low level warning indicating circuit comprises the light emitting diode, resistance and the not gate that connect successively, and the warning outfan of described smooth transceiving chip is connected with the input of described not gate.
4. brain wave acquisition transfer system according to claim 1, it is characterized in that, described eeg signal acquisition circuit (10) comprises the pre-differential amplifier circuit (11), time constant circuit (12), active low-pass filter circuit (13), multi-way switch circuit (14) and the optical transmission module circuit (15) that connect successively.
5. brain wave acquisition transfer system according to claim 4, it is characterized in that, described digitized processing circuit (40) comprises FPGA, USB control chip, for evoked brain potential signal being stimulated to the analog-digital chip controlled and for carrying out synchronous synchronous circuit to stimulating and gathering, wherein, described USB control chip, described analog-digital chip and described synchronous circuit are all connected with described FPGA, described USB control chip is connected with described collection main frame (50), and described FPGA is connected with described the second optical signal circuit (30).
6. brain wave acquisition transfer system according to claim 4, is characterized in that, described active low-pass filter circuit (13) is eight rank filtering and amplifying circuits.
7. brain wave acquisition transfer system according to claim 4, is characterized in that, described multi-way switch circuit (14) comprises CD4051 chip.
8. brain wave acquisition transfer system according to claim 4, is characterized in that, described pre-differential amplifier circuit (11) comprises AD620 chip.
CN201420201557.7U 2014-04-24 2014-04-24 Electroencephalogram acquisition and transmission system Expired - Fee Related CN203898305U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420201557.7U CN203898305U (en) 2014-04-24 2014-04-24 Electroencephalogram acquisition and transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420201557.7U CN203898305U (en) 2014-04-24 2014-04-24 Electroencephalogram acquisition and transmission system

Publications (1)

Publication Number Publication Date
CN203898305U true CN203898305U (en) 2014-10-29

Family

ID=51772617

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420201557.7U Expired - Fee Related CN203898305U (en) 2014-04-24 2014-04-24 Electroencephalogram acquisition and transmission system

Country Status (1)

Country Link
CN (1) CN203898305U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103932702A (en) * 2014-04-24 2014-07-23 上海谱康电子科技有限公司 Electroencephalogram collecting and transmitting system and method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103932702A (en) * 2014-04-24 2014-07-23 上海谱康电子科技有限公司 Electroencephalogram collecting and transmitting system and method

Similar Documents

Publication Publication Date Title
CN204272132U (en) A kind of jamproof data communication system
CN104361374A (en) Collecting and processing system and method of radio-frequency signals
CN203643598U (en) Radar data recording device
CN203898305U (en) Electroencephalogram acquisition and transmission system
CN206236080U (en) Face-to-face translator
CN103932702A (en) Electroencephalogram collecting and transmitting system and method
CN204231356U (en) A kind of high-speed optical module for optical-fibre channel
CN104392022A (en) Behavioral model-based electromagnetic compatibility circuit-level integrated modeling method for electronic equipment
CN104516485A (en) Glasses and mobile phone interaction system based on idea control
CN104361373A (en) Collecting and processing method of radio-frequency signals
CN203590328U (en) Signal acquisition device
CN205265663U (en) Acquisition circuit is kept apart to high accuracy analog quantity
CN108845516A (en) A kind of information collection and data intelligence conversion equipment
CN203434990U (en) Optical signal transceiver based on chip FTRJ-8519
CN103678231A (en) Double-channel parallel signal processing module
CN203872248U (en) Signal pickup assembly of multiplex telephone recording system
CN202119469U (en) Analog quantity detecting device of integrated high-voltage frequency converter
CN205232260U (en) High -speed communication ware of keeping apart
CN104426826A (en) Modem device with voice and video functions
CN201847675U (en) Pulse signal processing circuit based on PVDF (polyvinylidene fluoride) sensor
CN210244129U (en) Four-channel high-speed acquisition processing circuit
CN110456762A (en) A kind of vehicle integrated control system
CN203070283U (en) FPGA (field programmable gate array)-based HSSI (high speed serial interface)
CN204331358U (en) The signal picker that a kind of mobile communication is special
CN205563229U (en) Simulation IO interface module based on data collection and control system

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141029

Termination date: 20160424