CN203722602U - Full-customized five-module redundancy voting circuit - Google Patents
Full-customized five-module redundancy voting circuit Download PDFInfo
- Publication number
- CN203722602U CN203722602U CN201320895559.6U CN201320895559U CN203722602U CN 203722602 U CN203722602 U CN 203722602U CN 201320895559 U CN201320895559 U CN 201320895559U CN 203722602 U CN203722602 U CN 203722602U
- Authority
- CN
- China
- Prior art keywords
- module
- input
- protection door
- output
- door module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
Provided is a full-customized five-module redundancy voting circuit. Two input ports of a first DIGG1 (Double-Input-Guard-Gate) module and three input ports of a TIGG (Triple-Input-Guard-Gate) module respectively form the input terminals of a voting circuit; the output terminal of the first DIGG1 module and the output terminal of the TIGG module are respectively correspondingly in connection with two input ports of a second DIGG2 module. Two input ports of the first DIGG1 module and three input ports of the TIGG module are in connection with five same modules with same level value of output signals and perform voting output for the five module output. The full-customized five-module redundancy voting circuit can shield the single-bit, double-bit, triple-bit, four-bit SBU (Single-Bit Upset)/MBUs (Multi-Bit Upsets) generated at input ports.
Description
Technical field
The utility model relates to radioresistance voting circuit in a kind of integrated circuit.The five mould redundancy voting circuits that particularly relate to a kind of full customization.
Background technology
Along with the development of integrated circuit fabrication process, less transistor size and lower supply voltage cause single particle effect (Single Event Effects, SEE) more serious to the interference of digital system.At present, multidigit upset (Multi-Bit Upsets, MBUs) has become a kind of principal mode of circuit soft error.The Main physical mechanism that produces MBUs comprises electric charge the sharing between adjacent devices that particle bombardment semiconductor produces, and the deflection incident of particle.Traditional circuit Design Method of Reinforcing, as triplication redundancy etc., only supposes that a node of circuit is subject to the impact of SEE conventionally.Therefore,, although these methods can be reinforced for single bit flipping (Single-Bit Upset, SBU) effectively, when occurring, MBUs lost efficacy possibly.Because MBUs can become day by day along with dwindling of device size the key factor that affects IC reliability in space environment, research just seems very necessary for the radiation hardening of MBUs.
Module redundancy is for digital system, to carry out at present the common method of radiation hardening.These class methods because redundant correcting mechanism is simple clear and definite, circuit design and physics realization be compared with for convenience of generally being applied.Yet the area overhead that module redundancy causes, power consumption expense and hydraulic performance decline are also its very important shortcomings.Take triplication redundancy as example, and the method copies with majority voting SBU mistake is shielded by introducing three times, will cause area and the power consumption expense that surpasses 200%, and the delay of simultaneously introducing due to voting machine can cause the hydraulic performance decline of circuit.In theory, based on module redundancy approach, for c bit mistake, carry out redundant correcting, need at least 2c+1 original module doubly to copy and a voting circuit that realizes majority voting output.Along with the raising of reliability index c, not only original module to copy the cost of bringing very important, the raising of the complexity of voting machine own also will further worsen every key index of circuit.Especially when protected circuit scale hour, the expense of being brought by voting machine will become the key factor of restriction module redundancy application.
Summary of the invention
Technical problem to be solved in the utility model is, provide a kind of can be in the situation that equivalent radiation resistance be provided, five mould redundancy voting circuits of the full customization of optimized circuit area, power consumption and speed effectively.
The technical scheme that the utility model adopts is: a kind of five mould redundancy voting circuits of full customization, include first liang of input protection door module DIGG1, second liang of input protection door module DIGG2 and three input protection door module TIGG, it is characterized in that, two input ports of first liang of described input protection door module DIGG1 and three input ports of three input protection door module TIGG form respectively voting circuit input, the output of described first liang of input protection door module DIGG1 output and three input protection door module TIGG is connected respectively two input ports of second liang of described input protection door module DIGG2, the output of described second liang of input protection door module DIGG2 forms the output of whole five mould redundancy voting circuits.
Identical 5 the identical modules of level value that two input ports of first liang of described input protection door module DIGG1 and three input ports of three input protection door module TIGG are connected to output signal, and to the output of described 5 modules output of putting to the vote.
Five mould redundancy voting circuits of a kind of full customization the utility model proposes, after correct level signal is set up on inner each node of this voting circuit, this circuit can shield occurring in single-bit, dibit, three bits, the four bit SBU/MBUs of input port.The utility model can be in the situation that providing equivalent radiation resistance, effectively optimized circuit area, power consumption and speed.There is following beneficial effect.
1, the five mould redundancy voting machine circuit that the utility model proposes can shield occurring on 5 input signals any 1, any 2, any 3 and any 4 SBU/MBUs, have effectively improved the reinforcement ability for MBUs.
2, the voting machine circuit the utility model proposes is only used 14 transistors, and only comprises two-stage gate delay, and the five mould redundancy voting machine circuit than using standard cell to realize all have clear improvement in circuit area, power consumption and performance.
Accompanying drawing explanation
Fig. 1 a is the circuit theory diagrams of two input protection doors;
Fig. 1 b is the circuit symbol of two input protection doors;
Fig. 2 a is the circuit theory diagrams of three input protection doors;
Fig. 2 b is the circuit symbol of three input protection doors;
Fig. 3 is the schematic diagram of five mould redundancy voting circuits of a kind of full customization that the utility model proposes;
Fig. 4 is the schematic diagram of embodiment of the present utility model.
Embodiment
Below in conjunction with embodiment and accompanying drawing, five mould redundancy voting circuits of a kind of full customization the utility model proposes are described in detail.
Five mould redundancy voting circuits of a kind of full customization the utility model proposes are comprised of two basic circuit modules: two input protection door (Double-Input-Guard-Gate; DIGG) and three input protection doors (Triple-Input-Guard-Gate, TIGG).The circuit level schematic diagram of these two kinds of modules and circuit symbol are shown in Fig. 1 a, Fig. 1 b and Fig. 2 a, Fig. 2 b.Schematic diagram by DIGG and TIGG can find out, when their all inputs are all consistent, these two kinds of circuit will be realized the function of inverter.For DIGG, when two input A1 and A2 are when inconsistent, Y is by high resistant in output; For TIGG, when its three input A1, A2 and A3 are when inconsistent, Y is by high resistant in output.When the output high resistant of DIGG and TIGG, the correct level value of setting up in advance on output node will remain unchanged.
As shown in Figure 3, five mould redundancy voting circuits of a kind of full customization the utility model proposes, include first liang of input protection door module DIGG1, second liang of input protection door module DIGG2 and three input protection door module TIGG, it is characterized in that, two input port A4 of first liang of described input protection door module DIGG1, three input port A1 of A5 and three input protection door module TIGG, A2, A3 forms respectively the input of voting machine, the output Y1 of described first liang of input protection door module DIGG1 output Y2 and three input protection door module TIGG is connected respectively two input ports of second liang of described input protection door module DIGG2, the output Y of described second liang of input protection door module DIGG2 forms the output of whole five mould redundancy voting circuits.
As shown in Figure 4; two input port A4, the A5 of first liang of described input protection door module DIGG1 and three input port A1, A2, the A3 of three input protection door module TIGG are connected to 5 identical modules: module 1, module 2, module 3, module 4 and module 5, and the output signal of these described 5 modules is identical.The output of these 5 modules is by the output of putting to the vote of five mould redundancy voting circuits of full customization described in the utility model.
Input A1, A2, A3, A4 and A5 are respectively from the output of module 1, module 2, module 3, module 4 and module 5 these five identical modules, and under normal circumstances, the level value of these 5 input signals is all identical.Now, the level value of voting machine internal node Y1 and Y2 is contrary with the level value of 5 input signals; The level value of node Y is contrary with Y1 and Y2.After correct signal level is set up on Y1, Y2 and Y; if any 1, any 2, any 3 or any 4 input signals generation SBU/MBUs in A1, A2, A3, A4 and A5; owing at least also having the level of an input signal not become; the output Y1 of three input protection door module TIGG of this signal driver or the output Y2 of first liang of input protection door module DIGG1 will remain unchanged, and therefore export Y constant.Can reach a conclusion thus, this five moulds redundancy voting machine circuit can shield occurring in any 1 bit flipping on input signal A1, A2, A3, A4 and A5, any 2 bit flippings, any 3 bit flippings and any 4 bit flippings, thereby plays the effect of radiation hardening.If SEE occurs for internal node Y1, the Y2 of this five moulds redundancy voting machine,, due to the shielding action of second liang of input protection door module DIGG2, this SEE can not propagate to rear class; Because front end input signal does not become, first liang of input protection door module DIGG1, three input protection door module TIGG keep the driving force to output node, so this class SEE will finally be resumed simultaneously.
Claims (2)
1. five mould redundancy voting circuits of a full customization, include first liang of input protection door module DIGG1, second liang of input protection door module DIGG2 and three input protection door module TIGG, it is characterized in that, two input port (A4 of first liang of described input protection door module DIGG1, A5) three input port (A1 of and three input protection door module TIGG, A2, A3) form respectively voting circuit input, the output (Y1) of described first liang of input protection door module DIGG1 output (Y2) and three input protection door module TIGG is connected respectively two input ports of second liang of described input protection door module DIGG2, the output (Y) of described second liang of input protection door module DIGG2 forms the output of whole five mould redundancy voting circuits.
2. five mould redundancy voting circuits of a kind of full customization according to claim 1; it is characterized in that; three input ports (A1, A2, A3) of two input ports (A4, A5) of first liang of described input protection door module DIGG1 and three input protection door module TIGG are connected to identical 5 the identical modules of level value (1,2,3,4,5) of output signal, and to the output of described 5 modules (1,2,3,4, the 5) output of putting to the vote.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320895559.6U CN203722602U (en) | 2013-12-30 | 2013-12-30 | Full-customized five-module redundancy voting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320895559.6U CN203722602U (en) | 2013-12-30 | 2013-12-30 | Full-customized five-module redundancy voting circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203722602U true CN203722602U (en) | 2014-07-16 |
Family
ID=51161721
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320895559.6U Expired - Fee Related CN203722602U (en) | 2013-12-30 | 2013-12-30 | Full-customized five-module redundancy voting circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203722602U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103716030A (en) * | 2013-12-30 | 2014-04-09 | 天津大学 | Fully-customized five-modular redundancy voting circuit |
CN108270429A (en) * | 2018-01-09 | 2018-07-10 | 中国科学院微电子研究所 | Latch of anti two node upset |
-
2013
- 2013-12-30 CN CN201320895559.6U patent/CN203722602U/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103716030A (en) * | 2013-12-30 | 2014-04-09 | 天津大学 | Fully-customized five-modular redundancy voting circuit |
CN108270429A (en) * | 2018-01-09 | 2018-07-10 | 中国科学院微电子研究所 | Latch of anti two node upset |
CN108270429B (en) * | 2018-01-09 | 2021-10-15 | 中国科学院微电子研究所 | Latch of anti two node upset |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103578567B (en) | Based on triplication redundancy Flouride-resistani acid phesphatase self-refresh register | |
CN103326711B (en) | Based on the radiation hardening latch of triplication redundancy and DICE | |
US7236001B2 (en) | Redundancy circuits hardened against single event upsets | |
CN108011628A (en) | A kind of latch of three node of tolerable upset | |
CN102820879A (en) | Radiation-proof triple-modular redundancy circuit structure | |
CN103888106A (en) | Method for designing trigger resistant to single event upset and single event transient pulses | |
US20130234753A1 (en) | Hysteresis-Based Latch Design for Improved Soft Error Rate with Low Area/Performance Overhead | |
CN102522114B (en) | Register having irradiation-resistant function | |
CN203722602U (en) | Full-customized five-module redundancy voting circuit | |
CN202798645U (en) | Anti-irradiation triple module redundancy (TMR) circuit structure | |
Devarapalli et al. | SEU-hardened dual data rate flip-flop using C-elements | |
US7411411B1 (en) | Methods and systems for hardening a clocked latch against single event effects | |
Garg et al. | Circuit-level design approaches for radiation-hard digital electronics | |
CN108199698A (en) | A kind of doubleclocking anti-single particle latch | |
CN103716030A (en) | Fully-customized five-modular redundancy voting circuit | |
CN114172492B (en) | Low-overhead single event upset resistant reinforcement trigger circuit structure | |
CN103888099B (en) | A kind of anti-single particle transient state redundancy filter circuit | |
Kanimozhi | Design and implementation of Arithmetic Logic Unit (ALU) using modified novel bit adder in QCA | |
Casey et al. | Single-event tolerant latch using cascode-voltage switch logic gates | |
CN204068926U (en) | Apply the radioresistance latch of four input protection doors | |
CN210958326U (en) | High-reliability self-recoverable latch structure | |
CN106301352B (en) | A kind of Anti-radioactive Fault-tolerant circuit design method based on door or door and selector | |
CN204258775U (en) | Based on the radioresistance latch of three input protection doors | |
CN204068927U (en) | Based on the time domain reinforced lock storage of shutter | |
CN204272058U (en) | The time domain can resisting single particle effect and binode upset reinforces trigger |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140716 Termination date: 20141230 |
|
EXPY | Termination of patent right or utility model |