CN203630353U - High-frequency ground wave radar synchronous system of sky and ground wave integrated networking - Google Patents
High-frequency ground wave radar synchronous system of sky and ground wave integrated networking Download PDFInfo
- Publication number
- CN203630353U CN203630353U CN201420002894.3U CN201420002894U CN203630353U CN 203630353 U CN203630353 U CN 203630353U CN 201420002894 U CN201420002894 U CN 201420002894U CN 203630353 U CN203630353 U CN 203630353U
- Authority
- CN
- China
- Prior art keywords
- control module
- chip
- ground wave
- module
- gps
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model discloses a high-frequency ground wave radar synchronous system of sky and ground wave integrated networking. The system comprises a PCI interface module, a double-port RAM and PCI sequential control module based on an FPGA chip, a GPS reception module, a master control module, a synchronous control module and a system reset circuit. The system employs standard CPCI bus interfaces. Characteristics of CPCI such as high openness, high reliability, being capable of hot plug and the like raise the stability of the whole radar system. The FPGA synchronous control module is in charge of synchronous control of generation of waveforms, thus the synchronous timing sequence of the radar system is flexible and configurable. The characteristics of the high-frequency ground wave radar synchronous system achieve synchronization of low cost, high stabilization and high precision of high-frequency ground wave radar of sky and ground wave integrated networking.
Description
Technical field
The utility model belongs to Radar Technology field, particularly relates to the high-frequency ground wave radar synchro system of the integrated networking of earthwave in a kind of day.
Background technology
High-frequency ground wave radar (HF Surface Wave Radar) is as a kind of emerging marine monitoring technology, have over the horizon, on a large scale, the advantage such as round-the-clock and low cost, be considered to a kind of can realization exclusive economic zone (EEZ), various countries (EEZ) monitoring carried out to effective high-tech means of monitoring.
But the general problem of present radar is single isolated work, and coverage is little, and obtaining information is limited, be difficult to realize the detected with high accuracy to extensive area.Existing radar network is also confined to the mutual networking of radar of the same race.
The integrated networking system for high-frequency earth wave radar of it earthwave can be realized sky wave transmitting, the working method that earthwave receives.Because sky wave singal is after ionospheric reflection, can cover very large-area region, as long as realize in longshore reception, just can obtain large-area sea situation information, be therefore a kind of instrument of fabulous detection sea situation.
The method of synchronization of current bistatic has different defects.Optical networking method of synchronization somewhat expensive, microwave relay mode cost is high, and the direct wave method of synchronization can only be extracted the time synchronization information transmitting.
Utility model content
In order to solve above-mentioned technical matters, the utility model provides the high-frequency ground wave radar synchro system of the integrated networking of earthwave in a kind of day, for the high-frequency ground wave radar of the integrated networking of sky earthwave provides high precision, and configurable synchronizing signal.
The technical scheme that the utility model adopts is: the high-frequency ground wave radar synchro system of the integrated networking of earthwave in a kind of day, is characterized in that: comprise pci interface module, dual port RAM and PCI time-sequence control module, GPS receiver module, main control module, synchronization control module and system reset circuit based on fpga chip;
The PCI port of described pci interface module is connected with cpci bus, and LOCAL holds with the PCI time-sequence control module of described fpga chip and is connected, and drives the PCI chip of described pci interface module by the PCI time-sequence control module based on fpga chip;
Described GPS receiver module is connected with described synchronization control module, for GPS genlocing status information is provided;
Described main control module is connected with system reset circuit with PCI time-sequence control module, GPS receiver module, synchronization control module with the described dual port RAM based on fpga chip respectively, for reading the configuration parameter of described dual port RAM storage, configure described synchronization control module in real time, obtaining the status information of described GPS receiver module and realize system reset.
As preferably, what described pci interface module core parts adopted is PCI9054 bridging chip.
As preferably, what described fpga chip adopted is EP3C4 chip.
As preferably, what described main control module adopted is 51 single-chip microcomputers, and its UART can be connected with the UART of GPS by max232 chip, for obtaining the status information of GPS receiver module.
As preferably, what described synchronization control module adopted is the Cyclone II Series FPGA EP2C5 chip of altera corp.
As preferably, described GPS receiver module comprises gps antenna and GPS synchronous clock module, and described GPS synchronous clock module is carried out exchanges data with described main control module by the information receiving by described gps antenna after level transferring chip.
As preferably, what described GPS synchronous clock module core parts adopted is the LEA-6T GPS receiving chip of ublox company.
The beneficial effects of the utility model are:
(1) the GPS synchronization control module that system of the present utility model adopts, can realize time 0.1s level synchronous, and frequency is exported per day accuracy and reached <1E-12; Gps system state can be realized real-time demonstration, and GPS pulse per second (PPS) output mode also can be set simultaneously;
(2) system of the present utility model adopts the cpci bus of standard to be connected with host computer, and CPCI has high opening, high reliability, the characteristic such as hot-swappable has improved whole radar system degree of stability and reliability;
(3) the synchronous sequence waveform of system of the present utility model is configurable flexibly, meet the required various synchronous sequence waveforms of radar network MIMO (Multiple-Input Multiple-Out-put) mode of operation, and synchronization accuracy is very high.
Accompanying drawing explanation
Fig. 1: be systematic schematic diagram of the present utility model.
Fig. 2: be the systematic schematic diagram of the utility model embodiment.
Fig. 3: be the method flow diagram of the utility model embodiment.
Embodiment
Following through being further elaborated with embodiment the utility model by reference to the accompanying drawings.
Ask for an interview Fig. 1 and Fig. 2, the technical scheme that the utility model adopts is: the high-frequency ground wave radar synchro system of the integrated networking of earthwave in a kind of day, is characterized in that: comprise pci interface module, dual port RAM and PCI time-sequence control module, GPS receiver module, main control module, synchronization control module and system reset circuit based on fpga chip, what pci interface module core parts adopted is PCI9054 bridging chip, what fpga chip adopted is EP3C4 chip, what main control module adopted is 51 single-chip microcomputers, its UART can be connected with the UART of GPS by max232 chip, for obtaining the status information of GPS receiver module, what synchronization control module adopted is the Cyclone II Series FPGA EP2C5 chip of altera corp, GPS receiver module comprises gps antenna and GPS synchronous clock module, GPS synchronous clock module is carried out exchanges data with main control module by the information receiving by gps antenna after level transferring chip, what GPS synchronous clock module core parts adopted is the LEA-6T GPS receiving chip of ublox company, the PCI port of pci interface module is connected with cpci bus, and LOCAL end is connected with the PCI time-sequence control module of fpga chip, and drives the PCI chip of pci interface module by the PCI time-sequence control module based on fpga chip, GPS receiver module is connected with synchronization control module, for GPS genlocing status information is provided, main control module is connected with system reset circuit with PCI time-sequence control module, GPS receiver module, synchronization control module with the dual port RAM based on fpga chip respectively, for read the configuration parameter of dual port RAM storage, in real time configuration synchronization control module, obtain the status information of GPS receiver module and realize system reset.
The GPS receiver module of the present embodiment has high-precision time reference, can produce precise and stable time and frequency signal (1PPS, 10MHz) and deliver to synchronization control module, and its UART is connected with the URAT of main control module through level transferring chip.Main control module, as the MCU of synchronous device, is connected with system modules, controls whole system collaborative work.By the data that show that UART transmission comes, can real-time monitoring system state.
The major function of the PCI9054 of the present embodiment realizes the data communication between pci bus and local bus (being generally Harvard structure) exactly, and one has three kinds of data transfer modes: holotype, from pattern, dma mode.By interface control circuit, for building a hardware bridge between peripherals and PC, complete the smooth transmission of data.
The present embodiment utilizes FPGA to build the soft core of PCI sequential control and dual port RAM, and fpga chip is selected EP3C4, and this chip is connected with the LOCAL end of PCI chip, for realizing the sequential control of PCI.The dual port RAM of chip internal is easy to operate and can to realize RAM storage size controlled, and host computer and main control module all can carry out read-write operation to dual port RAM.
The GPS synchronous clock module of the present embodiment offers synchronous required each clock signal and the synchronizing information of day earthwave networking.When system works is in the time that list is stood debugging mode, do not need to read coherent signal and the synchronizing information of GPS.In the time being operated in day earthwave networking model, main control module extracts the monitoring serial port agreement of GPS by serial ports, when gps satellite and frequency all locked, and system is while normally working, synchronization control module starts to read 1PPS pps pulse per second signal.Under the rising edge of pulse per second (PPS) drives, be produced as networking synchronous sequence signal and carry out synchronous update signal.
The main control module of the present embodiment adopts and is simple and easy to use and 51 high single-chip microcomputer series of reliability, and its UART can be connected with the UART of GPS by max232 chip, for obtaining GPS receiver state information, is suitable as very much the main control chip of native system.Due to the state difference of sky earthwave radar network system works, each parameter of synchronizing signal often needs to adjust in the time of real work, and this just needs synchronization control module on hardware, to realize programming, accurate parameters on software.Radar network synchronization control module adopts the Cyclone II Series FPGA EP2C5 chip of altera corp.This chip internal has 4608 LE unit, contains 26 M4K RAM and 2 PLL, and logical resource can fully meet design requirement.
Ask for an interview Fig. 3, workflow of the present utility model is:
1: wait for host computer parameter configuration, when host computer configuration parameter has operated, be transferred to beginning flag of main control module, main control module responds this beginning flag and reads dual port RAM module, and gives synchronization control module by the parameter reading;
2: synchronization control module receives the configuration parameter transmitting, and judge system works pattern: manually debugging mode or GPS synchronous mode;
Manual debugging mode if, system detects manually and upgrades, and in the time having manual input, synchronization control module starts to export synchronizing signal, and this synchronizing signal is only suitable for single mode of operation of standing;
GPS synchronous mode if, system detects GPS state, after gps satellite and frequency signal all lock, synchronization module starts to export synchronizing signal, and arrive at 1PPS rising edge, synchronous sequence waveform upgrades, this synchronizing signal is applicable to day integrated networking synchronous working of an earthwave pattern.
The high-frequency ground wave radar synchro system of the integrated networking of earthwave in of the present utility model day, its feature is:
(1) synchronous device adopts the GPS module of the outer locking of high precision, and device obtains the high-precision trigger pulse of GPS, coordinates the inner high precision clock conditioning module of FPGA, obtains the radar trigger pip of high stable.Obtain GPS state statement simultaneously and be stored in the soft core of dual port RAM and show and follow the trail of for host computer;
(2) the required synchronization parameter of synchronous device transmits by pci bus, and drives PCI chip by the PCI time-sequence control module based on FPGA;
(3) synchronous device reads the configuration parameter of the soft core storage of dual port RAM, realizes the waveform flexible configuration of synchronization control module.Comprise dual port RAM based on FPGA, single-chip microcomputer main control module, synchronization control module and system reset circuit take fpga chip as core;
(4) synchronous device produce synchronizing signal deliver to AFE (analog front end), frequency synthesizer and digital collection plate etc. by CPCI backboard.
Specific embodiment described herein is only to the explanation for example of the utility model spirit.The utility model person of ordinary skill in the field can make various modifications or supplements or adopt similar mode to substitute described concrete enforcement, but can't depart from spirit of the present utility model or surmount the defined scope of appended claims.
Claims (7)
1. a high-frequency ground wave radar synchro system for the integrated networking of sky earthwave, is characterized in that: comprise pci interface module, dual port RAM and PCI time-sequence control module, GPS receiver module, main control module, synchronization control module and system reset circuit based on fpga chip;
The PCI port of described pci interface module is connected with cpci bus, and LOCAL holds with the PCI time-sequence control module of described fpga chip and is connected, and drives the PCI chip of described pci interface module by the PCI time-sequence control module based on fpga chip;
Described GPS receiver module is connected with described synchronization control module, for GPS genlocing status information is provided;
Described main control module is connected with system reset circuit with PCI time-sequence control module, GPS receiver module, synchronization control module with the described dual port RAM based on fpga chip respectively, for reading the configuration parameter of described dual port RAM storage, configure described synchronization control module in real time, obtaining the status information of described GPS receiver module and realize system reset.
2. the high-frequency ground wave radar synchro system of the integrated networking of earthwave according to claim 1 day, is characterized in that: what described pci interface module core parts adopted is PCI9054 bridging chip.
3. the high-frequency ground wave radar synchro system of the integrated networking of earthwave according to claim 1 day, is characterized in that: what described fpga chip adopted is EP3C4 chip.
4. the high-frequency ground wave radar synchro system of the integrated networking of earthwave according to claim 1 day, it is characterized in that: what described main control module adopted is 51 single-chip microcomputers, its UART can be connected with the UART of GPS by max232 chip, for obtaining the status information of GPS receiver module.
5. the high-frequency ground wave radar synchro system of the integrated networking of earthwave according to claim 1 day, is characterized in that: what described synchronization control module adopted is the Cyclone II Series FPGA EP2C5 chip of altera corp.
6. the high-frequency ground wave radar synchro system of the integrated networking of earthwave according to claim 1 day, it is characterized in that: described GPS receiver module comprises gps antenna and GPS synchronous clock module, described GPS synchronous clock module is carried out exchanges data with described main control module by the information receiving by described gps antenna after level transferring chip.
7. the high-frequency ground wave radar synchro system of the integrated networking of earthwave according to claim 6 day, is characterized in that: what described GPS synchronous clock module core parts adopted is the LEA-6T GPS receiving chip of ublox company.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420002894.3U CN203630353U (en) | 2014-01-03 | 2014-01-03 | High-frequency ground wave radar synchronous system of sky and ground wave integrated networking |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420002894.3U CN203630353U (en) | 2014-01-03 | 2014-01-03 | High-frequency ground wave radar synchronous system of sky and ground wave integrated networking |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203630353U true CN203630353U (en) | 2014-06-04 |
Family
ID=50816814
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201420002894.3U Expired - Fee Related CN203630353U (en) | 2014-01-03 | 2014-01-03 | High-frequency ground wave radar synchronous system of sky and ground wave integrated networking |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203630353U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103713278A (en) * | 2014-01-03 | 2014-04-09 | 武汉大学 | System and method for synchronization of high-frequency ground wave radar of sky wave and ground wave integrated networking |
CN107607919A (en) * | 2017-08-31 | 2018-01-19 | 武汉大学 | A kind of buoy base/ship base high-frequency ground wave radar reception diagram measuring method |
-
2014
- 2014-01-03 CN CN201420002894.3U patent/CN203630353U/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103713278A (en) * | 2014-01-03 | 2014-04-09 | 武汉大学 | System and method for synchronization of high-frequency ground wave radar of sky wave and ground wave integrated networking |
CN107607919A (en) * | 2017-08-31 | 2018-01-19 | 武汉大学 | A kind of buoy base/ship base high-frequency ground wave radar reception diagram measuring method |
CN107607919B (en) * | 2017-08-31 | 2020-01-24 | 武汉大学 | Method for measuring directional diagram of buoy-based/ship-based high-frequency ground wave radar receiving antenna |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101261129B (en) | Integrated navigation computer based on DSP and FPGA | |
CN103116175B (en) | Embedded type navigation information processor based on DSP (digital signal processor) and FPGA (field programmable gata array) | |
CN103713278A (en) | System and method for synchronization of high-frequency ground wave radar of sky wave and ground wave integrated networking | |
CN107037722A (en) | A kind of time terminal | |
CN108604217A (en) | Across the low uncertain timer synchronization mechanism of the low latency of multiple equipment | |
CN106683378A (en) | Unmanned plane interference method and system | |
CN104135332A (en) | GPS (Global Positioning System) time synchronization device used for high-power electromagnetic transmitter | |
CN206077392U (en) | A kind of satellite signal transponder | |
CN209462366U (en) | A kind of telemetering digital if receiver | |
CN109521400A (en) | Radar Signal Processing platform based on FPGA, DSP and ARM | |
CN203630353U (en) | High-frequency ground wave radar synchronous system of sky and ground wave integrated networking | |
CN107352037A (en) | Acquisition device, method and the unmanned plane of camera exposure positional information | |
CN103941579B (en) | A kind of moment for oceanographic instrumentation records and clock synchronizing method | |
CN207396745U (en) | A kind of double antenna high dynamic gnss receivers | |
CN104281048A (en) | Vehicle-mounted Beidou dual-mode satellite communication and positioning timing system and method | |
CN103441811A (en) | AIS time-slot synchronization triggering system based on UTC | |
CN203133272U (en) | High frequency ground wave radar synchronization device based on CPCI bus | |
CN109143284A (en) | A kind of embedded Beidou GPS positioning system and localization method | |
CN205749668U (en) | Big-dipper satellite time dissemination system is utilized to carry out the intelligent electric energy meter of automatic correcting time | |
CN204681338U (en) | A kind of clock generation circuit of digital signal processor | |
CN201373917Y (en) | GPS-based radar synchronizer | |
CN209387863U (en) | Radar Signal Processing platform based on FPGA, DSP and ARM | |
CN202631729U (en) | Synchronous control system for double/multi-base radars based on global positioning system (GPS) | |
CN203434991U (en) | GSMR-R network interference signal acquisition and processing device | |
CN106814596B (en) | A kind of Hardware-in-the-Loop Simulation in Launch Vehicle test ground installation method for synchronizing time |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140604 Termination date: 20190103 |