CN203596756U - Power supply circuit used in AC-DC primary side control chip - Google Patents
Power supply circuit used in AC-DC primary side control chip Download PDFInfo
- Publication number
- CN203596756U CN203596756U CN201320769162.2U CN201320769162U CN203596756U CN 203596756 U CN203596756 U CN 203596756U CN 201320769162 U CN201320769162 U CN 201320769162U CN 203596756 U CN203596756 U CN 203596756U
- Authority
- CN
- China
- Prior art keywords
- power supply
- output
- voltage
- low
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 claims description 15
- 230000005611 electricity Effects 0.000 claims description 6
- 238000000034 method Methods 0.000 description 13
- 238000004804 winding Methods 0.000 description 9
- 230000006870 function Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 101100464782 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) CMP2 gene Proteins 0.000 description 2
- 101100464779 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) CNA1 gene Proteins 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
Images
Abstract
Disclosed is a power supply circuit used in an AC-DC primary side control chip. The power supply circuit includes a high voltage power supply branch circuit connected at a high voltage power supply terminal and a low voltage power supply terminal. The high voltage power supply branch circuit includes a high voltage NMOS tube and a medium voltage NMOS tube which are connected in series. The high voltage NMOS tube and the medium voltage NMOS tube are connected respectively between the high voltage power supply terminal and a secondary high voltage terminal, and between the secondary high voltage terminal and the low voltage power supply terminal. The power supply circuit also includes a charge pump, a start charging circuit, a low voltage comparator, a sub high voltage comparator and a charging logic circuit. According to the utility model, fast start-up and working power supply of a chip VDD can be achieved only by use of a single depletion type high voltage MOS tube. Very low cost of the chip area enables a very high market feasibility of the utility model, and meanwhile allows the efficiency of the system to be improved and the power system cost to be lowered.
Description
Technical field
The utility model belongs to integrated circuit fields, relates to a kind of power supply circuits for the former limit of AC-DC control chip.
Background technology
Along with the raising of the efficiency of power management chip, the reducing and the reduction of cost of volume, power management chip is also more and more widely used in the power management module of AC-DC (interchange turns direct current).In daily, touch various white household electrical appliances, charger, all needs AC-DC power management module to realize AC-DC conversion in LED (Light Emitting Diode) lighting apparatus.
In AC-DC power management module, conventionally adopt flyback, the chips such as non-isolated buck or resonance control are realized the conversion of alternating current-direct current.Supply power mode (take the flyback control chip as example) as shown in Figure 1 that these chips are traditional.In application circuit, comprise diode rectifier D0 ~ D3, input capacitance Cin, the shunt capacitance C1 of VDD, transformer T(wherein Np is primary winding, Ns is secondary winding, Na is auxiliary winding), controller chip 20.VDD provides working power for control chip, and the electric current of work is conventionally between 200uA ~ 2mA.Exchange input for 220VAC, the voltage on Vin is 311V high direct voltage.
The VDD energy of Fig. 1 chips is provided through Rst by Vin.The system loss that chip operation electric current causes is just Vin*Ist.Even to adopting special technique (as power tube source driving method) to realize the control chip of low operating current, the loss that this mode causes is still very important.For example common Rst arranges can be provided the electric current of about 500uA to realize rational start-up time and the operating current of chip is provided from Vin, and the loss bringing is 310V*500uA=155mW.
The VDD energy of Fig. 2 chips is provided by the high-tension current of integrated chip, and HV pin also can be connected to the drain terminal of Q1.In the time that VDD is lower, can open high-tension current source, when VDD turn-offs high-tension current source higher than certain value.High-tension current can be realized VDD fast and start charging, and its loss bringing is similarly with Fig. 1, if chip operation electric current is 1mA, has the loss of 310V*1mA=310mW.
Fig. 1 and Fig. 2 are because high voltage direct current is directly powered and brought large loss, and two kinds of application are all limited the application for low chip operation electric current.
The system loss causing in order to reduce VDD operating current, raises the efficiency, and at present conventional structure as shown in Figure 3.Rst is large resistance, and the starting current of 30uA is provided, and VDD charges to work threshold value, and flyback is started working, and Vo rises, and now auxiliary winding will provide the operating current of chip.Also have startup loss and the toggle speed brought in order to remove Rst completely, chip also integrated high voltage starts, and rises to work threshold value just turn-off high-tension current source at VDD, and the power supply of VDD is by assisting winding power supply.Adopt the system loss that the mode of auxiliary winding power supply can be low, for 1mA chip operation electric current, auxiliary winding voltage is 15V, and its loss is 15V*1mA=15mW.But the method has increased auxiliary winding, increase the design complexities of transformer and increase system cost.
Utility model content
Exist for existing chip operation power technology by high pressure Vin directly power supply can cause large loss to be only applicable to the application of low chip operation electric current, and by assisting winding power supply to cause the deficiency of the increase of system complexity and cost, the utility model provides a kind of power supply circuits for the former limit of AC-DC control chip.
A kind of power supply circuits for the former limit of AC-DC control chip described in the utility model, comprise the high voltage supply branch road that is connected to high-tension electricity source and low tension source, described high voltage supply branch road comprises high pressure NMOS pipe and the middle pressure NMOS pipe of series connection, and described high pressure NMOS pipe and middle pressure NMOS pipe are connected between high-tension electricity source and secondary high pressure end, secondary high pressure end and low tension source;
Also comprise charge pump, start charging circuit, low pressure comparator, sub-high pressure comparator, recharge logic circuit; The power input of described charge pump and power output end are connected respectively the grid of low tension source and high-voltage MOS pipe, described startup charging circuit is connected between secondary high pressure end and low tension source, described low pressure comparator detects low-tension supply terminal voltage whether higher than predefined the first reference voltage and export low pressure detection signal, described sub-high pressure comparator detects predefined the second reference voltage and exports sub-high pressure detection signal, and described recharge logic circuit possesses following function:
VDD charges to after low pressure comparator output low pressure detection signal, controls charge pump and starts working; When sub-high pressure comparator detects secondary high pressure terminal voltage lower than the second reference voltage, in unlatching, press NMOS pipe.
Preferably, described startup charging paths comprises the PMOS current mirror take secondary high-pressure side as power supply, the output of described PMOS current mirror connects low tension source, the input of PMOS current mirror is by a current-limiting resistance ground connection, and described input is also in series with a switching device that is subject to the control of described recharge logic circuit.
Preferably, described charge pump is by square-wave oscillator, power reverse drive level, the first diode, the second diode, the first electric capacity, the second electric capacity composition, the output of described square-wave oscillator connects the input of power reverse drive level, the output of described power reverse drive level connects the first electric capacity, the other end of described the first electric capacity is connected to the first diode of series connection and the common port of the second diode, the forward end of described the first diode connects low tension source, the output of the second diode connects the power output end of charge pump, described the second electric capacity is connected between the power output end and ground of charge pump,
Described square-wave oscillator, the positive supply of power reverse drive level is all connected with low tension source.
Preferably, also comprise under-voltage comparator, described under-voltage comparator detects low-tension supply terminal voltage whether higher than predefined the 3rd reference voltage and export under-voltage detection signal to recharge logic circuit, described recharge logic circuit also possesses following function: in the time that under-voltage detection signal is effective, open described startup charging circuit, charge from secondary high pressure end to low tension source.
Further, described recharge logic circuit is made up of the first NOR gate, the second NOR gate, the first rest-set flip-flop, the second rest-set flip-flop, NAND gate, the first reverser;
Two inputs of described the first NOR gate connect respectively low pressure comparator, the output of sub-high pressure comparator, described the first rest-set flip-flop R end is connected respectively low pressure comparator with S end, the first NOR gate output, described the second rest-set flip-flop R end is connected respectively low pressure comparator with S end, under-voltage comparator output, the output of described the first rest-set flip-flop connects NAND gate one input by the first reverser, another input of NAND gate connects the output of the second rest-set flip-flop, two inputs of described the second NOR gate connect respectively the second rest-set flip-flop output and enabling signal end,
Described the second rest-set flip-flop output outputting charge pump enable signal, NAND gate output connects described middle pressure NMOS tube grid by the second reverser, and described the second NOR gate output starts charging circuit enable signal.
Preferably, described low pressure comparator and/or sub-high pressure comparator are hysteresis comparator.
The utlity model has following beneficial effect:
Adopt the power supply circuits for the former limit of AC-DC control chip described in the utility model, compared with prior art, the utility model can produce following beneficial effect: without the peripheral transformer complexity of increase and cost in the situation that, and the low-loss chip power supply of the system that realizes; Only need single high-voltage power pipe, domain area occupied significantly lowers; The high efficiency power supply of the compatible different height operating current chips of energy, without changing all kinds power supply technique according to chip operation electric current.It is adjustable that the angle of flow is counted periphery, and client is further optimization efficiency and system cost according to demand.
Accompanying drawing explanation
Fig. 1 is traditional a kind of typical application circuit figure of flyback control chip;
Fig. 2 is traditional another typical application circuit of flyback control chip figure;
Fig. 3 is a kind of application circuit schematic diagram that prior art reduces VDD power consumption;
Fig. 4 is the concrete application mode schematic diagram of one of the present utility model;
Fig. 5 is a kind of embodiment schematic diagram of the present utility model;
Fig. 6 is the sequential schematic diagram of each node of embodiment in Fig. 4 and Fig. 5.
Embodiment
Below in conjunction with accompanying drawing, embodiment of the present utility model is described in further detail.
A kind of power supply circuits for the former limit of AC-DC control chip, comprise the high voltage supply branch road that is connected to high-tension electricity source and low tension source, described high voltage supply branch road comprises high pressure NMOS pipe and the middle pressure NMOS pipe of series connection, and described high pressure NMOS pipe and middle pressure NMOS pipe are connected between high-tension electricity source and secondary high pressure end, secondary high pressure end and low tension source;
Also comprise charge pump, start charging circuit, low pressure comparator, sub-high pressure comparator, recharge logic circuit, the power input of described charge pump and power output end are connected respectively the grid of low tension source and high-voltage MOS pipe, described startup charging circuit is connected between secondary high pressure end and low tension source, described low pressure comparator detects low-tension supply terminal voltage whether higher than predefined the first reference voltage and export low pressure detection signal, described sub-high pressure comparator detects predefined the second reference voltage and exports sub-high pressure detection signal, described recharge logic circuit possesses following function: VDD and charges to after low pressure comparator output low pressure detection signal, control charge pump is started working, when sub-high pressure comparator detects secondary high pressure terminal voltage lower than the second reference voltage, in unlatching, press NMOS pipe.
To those skilled in the art, realizing above-mentioned logical operation function easily realizes, to complex logic, can utilize for example VHDL of hardware program language or VERILOG programming to generate gate-level logic circuit, in the utility model, above-mentioned logic function is quite simple, those skilled in the art can be directly according to logical relation, and the gate level circuit combinations such as utilization and door or door, transmission gate, trigger realize.
Be illustrated in figure 4 typical peripheral applications circuit diagram of the present utility model.Fig. 6 is the typical waveform of this application drawing corresponding pin.Din can realize the half-bridge halfwave rectifier to VAC, makes HV pin obtain the powered operation principle that this utility model circuit of the half-bridge half-sinusoid shown in Fig. 6 will realize as follows:
The startup of VDD.When startup, in the time having half-sinusoid on HV, control inner constant-current source (as 1.5mA) VDD is charged.In the time that the voltage of VDD reaches VDD_ON, GATE starts to export PWM drive waveform power tube Q1, and system enters normal operating conditions.
When normal work, HV charges to VDD.In normal work, HV carries out when only in Fig. 6, the HV of a and b indication is low voltage the charging of VDD.Refer to that in the charging of b indication chip detection HV is lower than certain value (as 25V), open charging, because now HV is in reduction, HV is less to the chargeable angle of flow of VDD, and VDD possibly cannot be filled to VDD_ON.Charged state at a indication is that, when detection HV is low, a direct-open HV charging is until the upper voltage of VDD is filled to VDD_ON.The energy providing as angle of flow b hour, the main source of institute's energy requirement that angle of flow a is chip.
By the appropriate design of the utility model circuit, the energy that can make the loss of chip institute is provided by HV institute the low voltage time, thereby has realized low-loss.Be designed to example with the applied actual chips of the utility model, inner integrated single circular ring type 700V depletion type MOS tube provides charging current, and maximum 50mA charging current can be provided.For VAC=220VAC input, ignore the compensation energy of the b angle of flow, only to consider under the worst condition of a angle of flow, the system loss bringing of the method is as follows:
Single 700V annulus MOS power tube is greater than 35V at HV and can reaches 50mA maximum saturation charging current.In the time that chip operation current loss is 1mA, corresponding 50mA current charges required time is:
1mA*20ms=50mA*tchrg ----（1）
By formula (1), can draw tchrg=400us.
HV is from 35V process 400us charging interval, can the rise to ~ 70V of upper voltage of HV.
So the system loss that this charging method is brought is about: (35V+70V)/2*1mA=52.5mW.
Consider that HV just had the large electric current of long period to VDD charging and the energy supplement of the b angle of flow to chip before lower than 35V, actual loss meeting is much smaller than 52.5mW.The 310mW loss causing corresponding to the 1mA chip current of directly powering with high pressure Vin, this method is only less than 1/6, effectively improves the operating efficiency of system.
In order to realize above-mentioned method of supplying power to, the utility model proposes a kind of new circuit based on 700V high pressure BCD or CDMOS technique.This circuit only adopts a circular ring type 700V depletion type MOS device can realize the required VDD startup of above-mentioned operation principle, and HV low-voltage detects, and the function of large current charge.
Provide as shown in Figure 5 circuit frame of the present utility model.NM1 is high pressure NMOS pipe, adopts single 700V source electrode isolated form depletion type NMOS pipe (here take-5V threshold value as example) herein, and NM2 is that middle pressures NMOS manages, 21 is 2 times of VDD charge pump circuits, 22 is that 1.5mA starts charging current source, and 23 be large current charge control switch when normally working, and CMP1 is low pressure comparator, CMP2 is sub-high pressure comparator, recharge logic circuit produces 21,22,23 switch controlling signal A1, A2, A3.
Its circuit working method is as follows:
The startup of VDD.When startup, the control signal A3 that enables of module 21 is low level, turn-offs the work of charge pump, and A1 all the time control module 22 opens, and A2 controls NM2 and turn-offs all the time.The gate voltage of NM1 will keep equaling to approach vdd voltage so, and in the time having voltage on HV, the source electrode HV_SENSE voltage of NM1 will equal VDD+5V, and HV_SENSE provides power supply for module 22, and PM2 produces 1.5mA constant current VDD is charged.When VDD is charged to 13V, startup completes, and CMP1 produces comparison signal to Charge control logic module, and recharge logic circuit produces A1 and turn-offs 1.5mA constant current charge, and A3 becomes high level, and charge pump 21 is started working, and the grid voltage of NM1 is configured to 2*VDD.
As shown in Figure 6, the charging of HV to VDD while normally work.The gate voltage that can maintain NM1 due to 2 times of VDD charge pumps is always 2*VDD voltage, so in the time that NM2 turn-offs, the voltage on HV_SENSE is at HV during lower than 2*VDD+5V, the voltage of HV_SENSE can be followed the voltage of HV.Now detect that by CMP2 HV_SENSE is lower than 2*VDD, can think and detect that HV is in low-voltage angle of flow state.Produce A2 control signal by recharge logic circuit and open NM2 switching tube, VDD is carried out to large current charge and turn-off NM2 charging until reach 13V.So this method has realized in the time that NM2 turn-offs the low-voltage angle of flow of HV is detected, also realize multiplexing NM1 pipe VDD has been carried out to large current charge simultaneously.
So the circuit of the utility model circuit based on charge pump, has only realized by realizing the Charge Management to VDD to the time-sharing multiplex of single high pressure NM1 pipe, other control circuits are low middle voltage device, greatly reduce the chip area of chip.
Previously described is each preferred embodiment of the present utility model, preferred implementation in each preferred embodiment is if not obviously contradictory or take a certain preferred implementation as prerequisite, each preferred implementation arbitrarily stack combinations is used, design parameter in described embodiment and embodiment is only the utility model proof procedure for clear statement utility model people, not in order to limit scope of patent protection of the present utility model, scope of patent protection of the present utility model is still as the criterion with its claims, the equivalent structure that every utilization specification of the present utility model and accompanying drawing content are done changes, in like manner all should be included in protection range of the present utility model.
Claims (6)
1. the power supply circuits for the former limit of AC-DC control chip, comprise the high voltage supply branch road that is connected to high-tension electricity source and low tension source, it is characterized in that, described high voltage supply branch road comprises high pressure NMOS pipe and the middle pressure NMOS pipe of series connection, and described high pressure NMOS pipe and middle pressure NMOS pipe are connected between high-tension electricity source and secondary high pressure end, secondary high pressure end and low tension source, also comprise charge pump, start charging circuit, low pressure comparator, sub-high pressure comparator, recharge logic circuit, the power input of described charge pump and power output end are connected respectively the grid of low tension source and high-voltage MOS pipe, described startup charging circuit is connected between secondary high pressure end and low tension source, described low pressure comparator detects low-tension supply terminal voltage whether higher than predefined the first reference voltage and export low pressure detection signal, described sub-high pressure comparator detects predefined the second reference voltage and exports sub-high pressure detection signal, described recharge logic circuit possesses following function: VDD and charges to after low pressure comparator output low pressure detection signal, control charge pump is started working, when sub-high pressure comparator detects secondary high pressure terminal voltage lower than the second reference voltage, in unlatching, press NMOS pipe.
2. a kind of power supply circuits for the former limit of AC-DC control chip as claimed in claim 1, it is characterized in that, described startup charging paths comprises the PMOS current mirror take secondary high-pressure side as power supply, the output of described PMOS current mirror connects low tension source, the input of PMOS current mirror is by a current-limiting resistance ground connection, and described input is also in series with a switching device that is subject to the control of described recharge logic circuit.
3. a kind of power supply circuits for the former limit of AC-DC control chip as claimed in claim 1, it is characterized in that, described charge pump is by square-wave oscillator, power reverse drive level, the first diode, the second diode, the first electric capacity, the second electric capacity composition, the output of described square-wave oscillator connects the input of power reverse drive level, the output of described power reverse drive level connects the first electric capacity, the other end of described the first electric capacity is connected to the first diode of series connection and the common port of the second diode, the forward end of described the first diode connects low tension source, the output of the second diode connects the power output end of charge pump, described the second electric capacity is connected between the power output end and ground of charge pump, described square-wave oscillator, the positive supply of power reverse drive level is all connected with low tension source.
4. a kind of power supply circuits for the former limit of AC-DC control chip as claimed in claim 1, it is characterized in that, also comprise under-voltage comparator, described under-voltage comparator detects low-tension supply terminal voltage whether higher than predefined the 3rd reference voltage and export under-voltage detection signal to recharge logic circuit, described recharge logic circuit also possesses following function: in the time that under-voltage detection signal is effective, open described startup charging circuit, charge from secondary high pressure end to low tension source.
5. a kind of power supply circuits for the former limit of AC-DC control chip as claimed in claim 4, it is characterized in that, described recharge logic circuit is made up of the first NOR gate, the second NOR gate, the first rest-set flip-flop, the second rest-set flip-flop, NAND gate, the first reverser, two inputs of described the first NOR gate connect respectively low pressure comparator, the output of sub-high pressure comparator, described the first rest-set flip-flop R end is connected respectively low pressure comparator with S end, the first NOR gate output, described the second rest-set flip-flop R end is connected respectively low pressure comparator with S end, under-voltage comparator output, the output of described the first rest-set flip-flop connects NAND gate one input by the first reverser, another input of NAND gate connects the output of the second rest-set flip-flop, two inputs of described the second NOR gate connect respectively the second rest-set flip-flop output and enabling signal end, described the second rest-set flip-flop output outputting charge pump enable signal, NAND gate output connects described middle pressure NMOS tube grid by the second reverser, and described the second NOR gate output starts charging circuit enable signal.
6. a kind of power supply circuits for the former limit of AC-DC control chip as claimed in claim 1, is characterized in that, described low pressure comparator and/or sub-high pressure comparator are hysteresis comparator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320769162.2U CN203596756U (en) | 2013-11-30 | 2013-11-30 | Power supply circuit used in AC-DC primary side control chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320769162.2U CN203596756U (en) | 2013-11-30 | 2013-11-30 | Power supply circuit used in AC-DC primary side control chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203596756U true CN203596756U (en) | 2014-05-14 |
Family
ID=50677612
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320769162.2U Expired - Lifetime CN203596756U (en) | 2013-11-30 | 2013-11-30 | Power supply circuit used in AC-DC primary side control chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203596756U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104767408A (en) * | 2015-04-20 | 2015-07-08 | 成都岷创科技有限公司 | Alternating-current-direct-current conversion switching power source |
| CN105515380A (en) * | 2015-12-05 | 2016-04-20 | 许昌学院 | Voltage stablizing power supply circuit applied to flyback switching power supply control chip |
-
2013
- 2013-11-30 CN CN201320769162.2U patent/CN203596756U/en not_active Expired - Lifetime
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104767408A (en) * | 2015-04-20 | 2015-07-08 | 成都岷创科技有限公司 | Alternating-current-direct-current conversion switching power source |
| CN105515380A (en) * | 2015-12-05 | 2016-04-20 | 许昌学院 | Voltage stablizing power supply circuit applied to flyback switching power supply control chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102802318B (en) | Flyback-type quick-start LED (Light-Emitting Diode) drive circuit structure | |
| CN104703357B (en) | A kind of former limit feedback LED drive circuit | |
| CN103841725B (en) | To release control module, controllable silicon light modulation LED drive circuit and system | |
| CN103219877A (en) | Capacitor discharging circuit and converter | |
| CN106341925B (en) | LED drive chip, can colour temperature adjust LED drive power system and LED lamp | |
| CN103219878A (en) | Capacitor discharging circuit and power converter | |
| CN104219840A (en) | LED switch color temperature regulation controller and LED drive circuit | |
| CN104981060B (en) | A kind of linear constant current LED drive device reducing wick quantity | |
| CN109787482A (en) | Control chip and control method, constant pressure and flow device and isolation flyback PWM system | |
| CN203313500U (en) | Silicon controlled dimming LED driving circuit | |
| CN103037557B (en) | A kind of lighting driving device | |
| CN204090236U (en) | LED switch color-temperature regulating controller and LED drive circuit | |
| CN103025021B (en) | Step-down light emitting diode (LED) drive circuit based on electrical inductance discharge time modulation | |
| CN102185468B (en) | Multiplexing circuit of high-voltage starting switch and Sense FET and switching power supply applying circuit | |
| CN201956899U (en) | Special circuit for accelerating start-up and LED drive circuit adopting same | |
| CN203596756U (en) | Power supply circuit used in AC-DC primary side control chip | |
| CN206673569U (en) | The output protection circuit of Switching Power Supply | |
| CN201556975U (en) | Standby automatic power-off device with intelligence, safety and energy conservation | |
| CN210609810U (en) | LED emergency power supply circuit | |
| CN203788514U (en) | Discharge control module, silicon controlled rectifier light dimming LED drive circuit and system | |
| CN103840687B (en) | Constant-current control circuit | |
| CN207150902U (en) | A kind of LED drive circuit of compatible tape light switch | |
| CN103856084B (en) | primary side control power supply circuit | |
| CN202026239U (en) | High voltage starting switch and sensing field effect transistor (FET) multiplex circuit and switching power supply applying same | |
| CN203574560U (en) | AC-DC primary side switching LED control circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20160425 Address after: 201204 Zhang Heng road Shanghai, Pudong New Area Zhangjiang hi tech Park Lane 666 No. 2 floor 504-511 room 5 Patentee after: Shanghai Bright Power Semiconductor Co.,Ltd. Address before: West high tech Zone Fucheng Road in Chengdu city of Sichuan province 610000 399 No. 6 Building 1 unit 10 floor No. 2 Patentee before: CHENGDU MINCHUANG SCIENCE & TECHNOLOGY Co.,Ltd. |
|
| CP03 | Change of name, title or address |
Address after: 5 room 504-511, room 2, Lane 666, Zhang Heng Road, Pudong New Area, China (Shanghai) free trade zone, Shanghai, China () Patentee after: SHANGHAI BRIGHT POWER SEMICONDUCTOR Co.,Ltd. Address before: 201204 Zhang Heng road Shanghai, Pudong New Area Zhangjiang hi tech Park Lane 666 No. 2 floor 504-511 room 5 Patentee before: Shanghai Bright Power Semiconductor Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| CX01 | Expiry of patent term |
Granted publication date: 20140514 |
|
| CX01 | Expiry of patent term |