CN203537370U - Threshold logic circuit based on CMOS operational amplifier - Google Patents

Threshold logic circuit based on CMOS operational amplifier Download PDF

Info

Publication number
CN203537370U
CN203537370U CN201320676463.0U CN201320676463U CN203537370U CN 203537370 U CN203537370 U CN 203537370U CN 201320676463 U CN201320676463 U CN 201320676463U CN 203537370 U CN203537370 U CN 203537370U
Authority
CN
China
Prior art keywords
input
operational amplifier
circuit
resistance
threshold
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201320676463.0U
Other languages
Chinese (zh)
Inventor
魏榕山
陈锦锋
何明华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuzhou University
Original Assignee
Fuzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuzhou University filed Critical Fuzhou University
Priority to CN201320676463.0U priority Critical patent/CN203537370U/en
Application granted granted Critical
Publication of CN203537370U publication Critical patent/CN203537370U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Logic Circuits (AREA)
  • Amplifiers (AREA)

Abstract

The utility model discloses a circuit capable of realizing threshold logic based on a CMOS operational amplifier. The circuit is constituted by an input resistor array, an operational amplifier, and a phase inverter. A threshold value is determined by a reference voltage and input weights, and the weights of various input ends are only related to a ratio between a feedback resistor and an input resistor, and therefore the strong reconfigurability can be provided, and various different logic functions can be realized. The threshold logic circuit based on the operational amplifier is advantageous in that the structure is simple, the reconfigurability is strong, and the circuit can be used as the basic unit applied in the neutral network and other fields.

Description

Threshold logic cirtuic based on cmos operational amplifier
Technical field
The utility model relates to technical field of integrated circuits, particularly a kind of threshold logic cirtuic based on cmos operational amplifier.
Background technology
The logic function that voting logic is powerful and significant advantage, once paid close attention to it widely.Voting logic has the logical process more complicated than Boolean logic, so it can more effectively realize logic function.Circuit design based on voting logic, can the function of intensifier circuit and the integrated level of raising circuit.In addition, threshold logic cirtuic can also be applied in the fields such as neural net as an elementary cell.Therefore, the research of threshold logic cirtuic has great importance.
At present, based on the transistorized threshold logic cirtuic of CMOS, mainly comprise capacitor type and current mode.But because these circuit can not be realized the function of voting logic well, the research of voting logic is lowered the temperature gradually.The utility model is attempted effectively to realize voting logic with a kind of circuit based on cmos operational amplifier.
Utility model content
The purpose of this utility model is to provide a kind of threshold logic cirtuic based on cmos operational amplifier, and this circuit has very strong restructural characteristic, only needs to change input resistance, and feedback resistance and reference voltage just can be realized multiple different logic function.
The utility model adopts following scheme to realize: a kind of threshold logic cirtuic based on cmos operational amplifier, is characterized in that: comprise first signal V 1input, secondary signal V 2input, the 3rd signal V 3input and a voltage V outoutput; Described first signal V 1input is through an input resistance R 1with a feedback resistance R fone end and the anode of operational amplifier connect; Described secondary signal V 2input is through an input resistance R 2be connected with the anode of described operational amplifier; Described the 3rd signal V 3input is through an input resistance R 3be connected with the anode of described operational amplifier; The negative terminal of described operational amplifier connects a reference voltage; The output of described operational amplifier and described feedback resistance R fthe other end and the input of an inverter connect; The output of described inverter and described voltage V outoutput connects.
Threshold logic cirtuic of the present utility model is simple in structure, and only by an input resistance array, an operational amplifier and an inverter form.This circuit has very strong restructural characteristic, only needs to change input resistance, and feedback resistance and reference voltage just can be realized multiple different logic function.In a word, the advantage such as the threshold logic cirtuic based on cmos operational amplifier has simple in structure, and reconfigurability is strong, can be applied to the fields such as neural net as an elementary cell.
Accompanying drawing explanation
Fig. 1 is the threshold logic cirtuic schematic diagram of the utility model based on cmos operational amplifier.
Embodiment
Below in conjunction with drawings and Examples, the utility model is described further.
As shown in Figure 1, the utility model provides a kind of threshold logic cirtuic based on cmos operational amplifier, it is characterized in that: comprise first signal V 1input, secondary signal V 2input, the 3rd signal V 3input and a voltage V outoutput; Described first signal V 1input is through an input resistance R 1with a feedback resistance R fone end and the anode of operational amplifier connect; Described secondary signal V 2input is through an input resistance R 2be connected with the anode of described operational amplifier; Described the 3rd signal V 3input is through an input resistance R 3be connected with the anode of described operational amplifier; The negative terminal of described operational amplifier connects a reference voltage; The output of described operational amplifier and described feedback resistance R fthe other end and the input of an inverter connect; The output of described inverter and described voltage V outoutput connects.
In order better to allow those skilled in the art understand threshold circuit of the present utility model, below the logical expression of threshold circuit is described.The voting logic operation principle of this threshold logic cirtuic is according to the total input value of weight calculation of input, and total input value and threshold value are compared.If total input value is more than or equal to threshold value, is output as logical one, otherwise is logical zero.Voting logic will be satisfied logical equation be:
(1)
Wherein, w ifor input x icorresponding weight, n is the number of input, θ is threshold value.
Please continue referring to Fig. 1, this circuit is by the electric resistance array of one three input, and an operational amplifier and an inverter form.Electric resistance array and operational amplifier are for generation of V out1, the inverter consisting of CMOS transistor is for generation of V out.Meanwhile, operational amplifier should have higher gain, makes its input meet the condition of " empty short void is disconnected ".It is as described below that this circuit is realized the derivation of voting logic.
Operational amplifier gain in Fig. 1 is enough large, meets the condition of " empty short void is disconnected ", and positive terminal voltage equates for V with negative terminal voltage ref, output voltage (V out1) meet:
Figure 863775DEST_PATH_IMAGE002
(2)
Wherein, R 1, R 2, R 3for input resistance, R ffor feedback resistance, V reffor reference voltage.V out1can abbreviation be:
Figure 361752DEST_PATH_IMAGE003
(3)
Order
Figure 8765DEST_PATH_IMAGE004
,
Figure 959404DEST_PATH_IMAGE005
,
Figure 841909DEST_PATH_IMAGE006
, formula (3) can turn to:
Figure 69759DEST_PATH_IMAGE007
(4)
V out1after inverter, its value becomes V out, be expressed as:
Figure 12307DEST_PATH_IMAGE008
(5)
Order
Figure 325608DEST_PATH_IMAGE009
, have:
Figure 746225DEST_PATH_IMAGE010
(6)
Wherein,
Figure 218795DEST_PATH_IMAGE011
can think the total input value of input voltage after electric resistance array weighting, and
Figure 207610DEST_PATH_IMAGE012
threshold value for this circuit.The weight w of input voltage 1, w 2, w 3ratio by feedback resistance and input resistance determines.By different resistance ratios is set, just can change the weight of input, realize new logic function.
From formula (6), this circuit can be realized the weighted sum to three input voltages, and the total input value obtaining is compared with a threshold voltage, and then obtains final output.The threshold value of circuit is only relevant with input weight with reference voltage, and the weight of each input is determined by the ratio of feedback resistance and input resistance.By changing reference voltage, feedback resistance and input resistance, can change input weight and threshold value.Therefore, this circuit has stronger reconfigurable function.
The foregoing is only preferred embodiment of the present utility model, all equalizations of doing according to the utility model claim change and modify, and all should belong to covering scope of the present utility model.

Claims (1)

1. the threshold logic cirtuic based on cmos operational amplifier, is characterized in that: comprise first signal V 1input, secondary signal V 2input, the 3rd signal V 3input and a voltage V outoutput; Described first signal V 1input is through an input resistance R 1with a feedback resistance R fone end and the anode of operational amplifier connect; Described secondary signal V 2input is through an input resistance R 2be connected with the anode of described operational amplifier; Described the 3rd signal V 3input is through an input resistance R 3be connected with the anode of described operational amplifier; The negative terminal of described operational amplifier connects a reference voltage; The output of described operational amplifier and described feedback resistance R fthe other end and the input of an inverter connect; The output of described inverter and described voltage V outoutput connects.
CN201320676463.0U 2013-10-31 2013-10-31 Threshold logic circuit based on CMOS operational amplifier Expired - Fee Related CN203537370U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201320676463.0U CN203537370U (en) 2013-10-31 2013-10-31 Threshold logic circuit based on CMOS operational amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201320676463.0U CN203537370U (en) 2013-10-31 2013-10-31 Threshold logic circuit based on CMOS operational amplifier

Publications (1)

Publication Number Publication Date
CN203537370U true CN203537370U (en) 2014-04-09

Family

ID=50423540

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201320676463.0U Expired - Fee Related CN203537370U (en) 2013-10-31 2013-10-31 Threshold logic circuit based on CMOS operational amplifier

Country Status (1)

Country Link
CN (1) CN203537370U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103560781A (en) * 2013-10-31 2014-02-05 福州大学 Threshold logic circuit based on CMOS operational amplifier
CN112290931A (en) * 2020-12-07 2021-01-29 南京元络芯科技有限公司 Compound semiconductor-based logic control circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103560781A (en) * 2013-10-31 2014-02-05 福州大学 Threshold logic circuit based on CMOS operational amplifier
CN112290931A (en) * 2020-12-07 2021-01-29 南京元络芯科技有限公司 Compound semiconductor-based logic control circuit

Similar Documents

Publication Publication Date Title
CN106301072B (en) A kind of piezoelectric energy collection system and its control method
CN102412824B (en) Differential reference voltage buffer
CN105700601A (en) LDO linear voltage regulator
CN105932873B (en) A kind of charge pump of low-power consumption high output voltage
CN102200791A (en) Low dropout linear regulator structure
CN106899288A (en) Level shifting circuit
CN108762362A (en) Inhibit the voltage-stablizer of ratio, low output impedance suitable for high-power supply noise
CN203537370U (en) Threshold logic circuit based on CMOS operational amplifier
CN102075151A (en) Complementary circulation folding gain bootstrapping operational amplifier circuit with preamplifier
CN203706005U (en) Voltage stabilizing circuit
CN104319869B (en) Lithium-battery dual-power-supply selection circuit for automobile electronic equipment
CN102386914A (en) Digital controllable annular voltage-controlled oscillator circuit
CN208623548U (en) A kind of charge pump circuit
CN103107791A (en) Gain linear variable gain amplifier with constant bandwidth
CN106160459A (en) The charge pump circuit system of fast transient response
CN103281085A (en) DA (Digital to Analog) converter
CN203405751U (en) Novel voltage stabilizer circuit structure
CN201797500U (en) Bipolar latched Hall switch circuit
CN108880233A (en) A kind of charge pump circuit
CN110690892B (en) Cubic root logic circuit based on memristor
CN101888233B (en) Double-electrode latch-type Hall switch circuit
CN101453196B (en) Amplifier circuit
CN107422773A (en) Digital low-dropout regulator
CN103560781A (en) Threshold logic circuit based on CMOS operational amplifier
CN103729005A (en) Negative voltage regulating circuit

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140409

Termination date: 20181031