CN203012455U - Data transmission remote control system based on double-port RAM (Random access memory) - Google Patents
Data transmission remote control system based on double-port RAM (Random access memory) Download PDFInfo
- Publication number
- CN203012455U CN203012455U CN2012206017708U CN201220601770U CN203012455U CN 203012455 U CN203012455 U CN 203012455U CN 2012206017708 U CN2012206017708 U CN 2012206017708U CN 201220601770 U CN201220601770 U CN 201220601770U CN 203012455 U CN203012455 U CN 203012455U
- Authority
- CN
- China
- Prior art keywords
- microprocessor
- port ram
- bus
- data transmission
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Small-Scale Networks (AREA)
Abstract
The utility model discloses a data transmission remote control system based on a double-port RAM, which comprises a PowerPC processor and a second microprocessor. A first microprocessor, the second microprocessor and the PowerPC processor are connected with each other via a PCI bus interface, the second microprocessor is connected with a remote control module of a host computer via a CAN bus, and the double-port RAM is connected between the first/second microprocessor and the PCI bus interface. According to the utility model, division of different processors is clear, processing is fast, and processing capability is strong, thereby solving the problem that processing capability of a single processor is insufficient, realizing data exchange among multiple processors via PCI buses, and greatly improving processing capability and transmission speed among the processors.
Description
Technical field
The utility model is a kind of data transmission tele-control system based on dual port RAM, and it can be used for the fields such as aviation, industrial automation, the vehicles, Medical Instruments, machine-building, building control, instrument and meter for automation.
Background technology
Along with scientific and technical development, Long-distance Control, in widespread uses such as aviation, industrial automation, Medical Instruments, building control, Smart Homes, has become indispensable part in people's life.Yet the data transmission Long-distance Control between multiprocessor is a difficult point of current technology.
Pci bus is a kind of high performance 32/64 bus with multichannel address wire and data line.It applies as interconnection mechanism between highly integrated peripheral control device, peripheral plug-in card and processor.The PCI local bus is supported 64 bit data transmission, multibus master control and linear burst mode, and its message transmission rate is 132MB/S, and this provides advantage to its development.Another reason that promotes the pci bus development is that it can reduce costs, with coming tectonic system machine, workstation, peripherals and board towards the process chip of PCI local bus in a large number, and its superior performance, processing power, transmission speed are all very high.Visible pci bus successfully meets job requirement, can realize data high-speed transmission exchange between multiprocessor.
Because the pci bus processing power is strong, transmission speed is fast, so processor tends to cause the data collision latch up phenomenon while by pci bus, carrying out data transmission, make between processor the speed of transmitting data by pci bus greatly reduce, and can cause loss of data.
Based on the problems referred to above, the utility model proposes a kind of data transmission tele-control system based on dual port RAM, advantage is to realize to carry out exchanges data by pci bus between multiprocessor, has greatly improved processing power and transmission speed between processor.This disposal route is to use the high speed dual port RAM to be connected between processor and pci bus to cushion as data transmission, improve data transmission capabilities, and resolving data conflicts and the loss of data that causes effectively, realize the Long-distance Control of data transmission, and improve the real-time of data transmission Long-distance Control.
The data transmission tele-control system is for various fields such as aviation field, industrial automation, the vehicles, Medical Instruments, machine-building, building control, instrument and meter for automations, and therefore, the data transmission Long-distance Control is a trend of future development.
The utility model content
The purpose of this utility model is to provide a kind of data transmission tele-control system based on dual port RAM, realizes carrying out exchanges data by pci bus between multiprocessor, has greatly improved processing power and transmission speed between processor.
For achieving the above object, the utility model is to realize by following technical scheme: a kind of data transmission tele-control system based on dual port RAM comprises the first microprocessor be connected with monitored module, for directly monitoring each monitored module; It is characterized in that this system also comprises PowerPC processor and the second microprocessor, between first microprocessor, the second microprocessor and PowerPC processor, by pci bus interface, connect, described PowerPC processor is the data transmission central processing unit, and the data message of uploading through pci bus is processed; Carry out exchanges data by pci bus between first microprocessor, the second microprocessor and PowerPC processor, the second microprocessor is connected and carries out remote transmission with the host computer remote control module by the CAN bus, is connected dual port RAM between first microprocessor, the second microprocessor and pci bus interface and cushions as data transmission.
Described first microprocessor is connected with the pci interface circuit by the first dual port RAM, and the pci interface circuit is connected with the PowerPC processor by pci bus, and the pci interface circuit also is connected with the second microprocessor by the second dual port RAM.First microprocessor is connected with a plurality of monitored modules by inner RS485 or inner CAN bus, and described a plurality of monitored modules are connected with the CPLD module by the discrete magnitude signal wire, and described CPLD module is connected with first microprocessor.The second microprocessor is connected with the host computer remote control module by the CAN interface circuit, and the CAN interface circuit is comprised of CAN controller, optical coupling isolation circuit and CAN transceiver.Wherein, the second microprocessor connects respectively at two CAN controllers, and these two CAN controllers are connected with two CAN transceivers respectively by photoelectric isolation module, and described two CAN transceivers are connected with the host computer remote control module by the CAN bus.The PowerPC processor is connected with the RS232 interface with Ethernet interface.
The utility model has the advantage of that each processor division of labor is clear and definite, processing speed is fast, and processing power is strong, has solved the problem of single-processor processing power deficiency; Use the PowerPC processor as central processing unit, it is high that the PowerPC processor has integrated level, and very strong embedded performance is arranged, and excellent performance, lower energy loss and lower heat dissipation capacity are arranged, there is superpower processing speed, the plurality of advantages such as processing power is strong; Use the bridge of pci bus as exchanges data between three processors, pci bus is a kind of high performance 32/64 bus with multichannel address wire and data line, its superior performance, processing power, transmission speed are all very high, can realize data high-speed transmission exchange between multiprocessor; Use the CAN bus to carry out remote transmission control, the CAN bus has higher traffic rate and stronger antijamming capability, has highly reliable and good fault monitoring ability, and can realize transmission range far away, can reach 3 km～10km.
The peripheral control module by each state of a control command to microprocessor, carry out the Data Control management, data upload to the PowerPC modular circuit by pci bus and carry out the data processing after the dual port RAM buffering, then after uploading to the dual port RAM buffering by pci bus, pass through the CAN module, the CAN module is comprised of DSP, CAN controller, light-coupled isolation, CAN transceiver, CAN modular design two-way CAN bus, embodied two redundancy designs, by the CAN bus, carries out remote transmission.
The accompanying drawing explanation
Below with reference to drawings and Examples, the utility model is described in detail
.
Fig. 1 is a kind of data transmission tele-control system allomeric function block diagram based on dual port RAM of the present utility model.
Embodiment
As shown in Figure 1, for the data transmission tele-control system allomeric function block diagram based on dual port RAM of the present utility model, comprise monitored module 1, CPLD module 4, first microprocessor 6, the first dual port RAM 8, the second dual port RAM 17, pci interface circuit 12, PowerPC module 10, ethernet module 14, RS232 module 19, the second microprocessor 21, CAN controller 24, light-coupled isolation module 25, CAN transceiver 28.
The main control module that first microprocessor 6 is system, CPLD module 4 is passed through data address bus, IO discrete magnitude signal, read-write enable signal external address chip selection signal 5 carries out exchanges data with first microprocessor 6, CPLD module 4 can be carried out exchanges data with a plurality of discrete magnitude control modules, as supply voltage has or not, the on off state of door, the discrete magnitude signals such as the on off state of lamp can carry out exchanges data by discrete magnitude signal wire 2 and CPLD module 4, CPLD module 4 is carried out address decoding by the discrete magnitude signal condition collected through the CPLD logic, deposit in and extend out in address, the utility model adopts DSP2812 as first microprocessor 6, each address width is 16, can deposit 16 measures of dispersion certificates, and the extendible external address space>1M of DSP2812, can store a large amount of discrete magnitude signals.
First microprocessor 6 can communicate with a plurality of monitored modules 1 by inner RS485, inner CAN bus 3, and monitored module 1 can be intelligent switch, industrial automation instrument, Medical Instruments, mechanical device, building control, aviation robotization control etc.
First microprocessor 6 carries out exchanges data by data address bus 7 and the first dual port RAM 8, carry out exchanges data by data address bus 9 between the first dual port RAM 8 and pci interface circuit 12, the second dual port RAM 8 is as the buffering device of data transmission between microprocessor and pci bus, for avoiding data transmission conflict.
The central processing unit that PowerPC processor 10 is this system, integrated level is high, there is superpower processing power and processing speed, the PowerPC processor carries out exchanges data by pci bus 11 and the first dual port RAM 8, the first dual port RAM 17, the first dual port RAM 8, the first dual port RAM 17 connect the pci interface circuit by data address bus 9,16, convert pci bus 11 to and carry out exchanges data with PowerPC processor 10.PowerPC processor 10 mainly by the PowerPC chip extend out SDRAM, Flash, the NVRAM storer forms, DUART interface connection RS232 module 19 by PowerPC processor 10 converts RS232 bus 22 to, state echo while connecting computer for debugging and PowerPC burning journey, Ethernet interface by the PowerPC module connects ethernet module 14 expansion Ethernets 18, connects the network interface of computer for debugging and the typing of PowerPC modular program.
Carry out exchanges data by pci bus between first microprocessor 6, the second microprocessor 21 and PowerPC processor, be connected the first dual port RAM 8 as the data transmission impact damper between first microprocessor 6 and pci interface circuit, be connected the second dual port RAM 17 as the data transmission impact damper between the second microprocessor 21 and pci interface circuit, making between pci bus and processor to carry out the high-speed data exchange becomes possibility, and has greatly improved the ability of exchanges data.
The second microprocessor 21 is as the remote data transmission control unit (TCU), data after PowerPC processor 10 is processed are carried out exchanges data through pci bus and the second dual port RAM 17, microprocessor 21 is processed data and is connected to host computer remote control module 29 by CAN bus 30 carries out remote transmission, and the CAN interface circuit is comprised of CAN controller 24, optical coupling isolation circuit 25 and CAN transceiver 28.
In the utility model, each processor is described below respectively:
1) first microprocessor 6 carries out communication with monitored module 1, directly monitor each monitored module, can expand the discrete magnitude signal port by CPLD, the discrete magnitude signal interpretation, in the address date of microprocessor, is realized to the directly monitored module of control of microprocessor 1;
2) PowerPC processor 10 is the Embedded ideal basic platforms of RISC, integrated level is high, very strong embedded performance is arranged, excellent performance, lower energy loss and lower heat dissipation capacity are arranged, have superpower processing speed, processing power is strong, and it has general processor, embedded controller and kernel are arranged again, use very extensive in high-end product.Utilize the PowerPC processor as the data transmission central processing unit, by the data message upload process, but and a large amount of information such as malfunction of stored record, can also be by PowerPC module expansion industry ethernet interface, RS232 interface, USB interface etc.;
3) the second microprocessor 21 is as the remote data transmission control unit (TCU), and the data after the PowerPC processor is processed are carried out exchanges data through pci bus and the second microprocessor 21, and the second microprocessor 21 is processed data carry out remote transmission by the CAN bus.The CAN bus is a kind of serial communication protocol, there is higher traffic rate and stronger antijamming capability, now be widely used in various fields, the CAN bus protocol has become the STD bus of Computer Controlled System for Vehicle and built-in industrial control area net（CAN）, has highly reliable and good fault monitoring ability.The utility model adopts two redundancy designs, and expansion two-way CAN bus, improve reliability, when wherein a road CAN bus is damaged, system can but be changed to another road CAN bus automatically, and the transmission that does not affect data is controlled, carry out remote transmission by the CAN bus, transmission range can reach 3 km～10km;
4) carry out exchanges data by pci bus between three microprocessors, be connected the high speed dual port RAM between microprocessor and pci bus and cushion as data transmission.Microprocessor is connected with the data address bus of dual port RAM one end by data address bus, the data address bus of the dual port RAM other end is connected with the data address bus of pci interface circuit, like this, the data that microprocessor is sent to pci bus using need first are sent in dual port RAM as impact damper, and the pci interface circuit reads data from the dual port RAM other end more afterwards; On the contrary, when pci bus sends data to microprocessor, first by data address bus, transfer data in dual port RAM, microprocessor reads required data by data address bus again from the other end of dual port RAM.
A kind of data transmission tele-control system based on dual port RAM described in the utility model is characterized in that:
A) the data transmission tele-control system utilizes CAN bus and the host computer of the two remainings of two-way to carry out exchanges data, the CAN bus is a kind of serial communication protocol, there is higher traffic rate and stronger antijamming capability, now be widely used in the various fields such as industrial automation, the vehicles, Medical Instruments, machine-building, building control, instrument and meter for automation.The CAN bus protocol has become the STD bus of Computer Controlled System for Vehicle and built-in industrial control area net（CAN）, there is highly reliable and good fault monitoring ability, adopt the CAN bus of two remainings to embody high reliability, when a road CAN bus is damaged, system can but be changed to another road CAN bus automatically, and the transmission that does not affect data is controlled, and the transmission range of CAN bus can reach 3 km～10km, can realize the Long-distance Control of relative broad range, can also increase repeater and realize farther transmission range;
B) carry out exchanges data by pci bus between three microprocessors, be connected the high speed dual port RAM between microprocessor and pci bus and cushion as data transmission.When data a large amount of between processor are directly carried out exchanges data by pci bus, there will be serious data latch up phenomenon, can effectively solve the data blockage problem by dual port RAM, improve processing speed and transmittability, and utilize dual port RAM can also solve the asynchronous problem of clock, for circuit design has been economized many troubles; The data that microprocessor is sent to pci bus using need first are sent in dual port RAM as impact damper, and the pci interface circuit reads data from the dual port RAM other end more afterwards; On the contrary, when pci bus sends data to microprocessor, first by data address bus, transfer data in dual port RAM, microprocessor reads required data by data address bus again from the other end of dual port RAM.
C) the PowerPC processor is as central processing unit, the PowerPC processor is the Embedded ideal basic platform of RISC, integrated level is high, very strong embedded performance is arranged, excellent performance, lower energy loss and lower heat dissipation capacity are arranged, there is superpower processing speed, processing power is strong, it has general processor, and embedded controller and kernel are arranged again, in high-end product, uses very extensive.
In the utility model, each module is prior art, do not repeat them here, according to specific embodiment of the utility model, the model of PowerPC processor is MPC8245, the model of first microprocessor is TMS320F2812, and the model of the second microprocessor is SMJ320F240.
Claims (6)
1. the data transmission tele-control system based on dual port RAM, comprise the first microprocessor be connected with monitored module; It is characterized in that this system also comprises PowerPC processor and the second microprocessor, between first microprocessor, the second microprocessor and PowerPC processor, by pci bus interface, connect, the second microprocessor is connected with the host computer remote control module by the CAN bus, between first microprocessor, the second microprocessor and pci bus interface, is connected dual port RAM.
2. data transmission tele-control system as claimed in claim 1, it is characterized in that described first microprocessor is connected with the pci interface circuit by the first dual port RAM, the pci interface circuit is connected with the PowerPC processor by pci bus, and the pci interface circuit also is connected with the second microprocessor by the second dual port RAM.
3. data transmission tele-control system as claimed in claim 1, it is characterized in that first microprocessor is connected with a plurality of monitored modules by inner RS485 or inner CAN bus, described a plurality of monitored module is connected with the CPLD module by the discrete magnitude signal wire, and described CPLD module is connected with first microprocessor.
4. data transmission tele-control system as claimed in claim 1, is characterized in that the second microprocessor is connected with the host computer remote control module by the CAN interface circuit, and the CAN interface circuit is comprised of CAN controller, optical coupling isolation circuit and CAN transceiver.
5. data transmission tele-control system as claimed in claim 4, it is characterized in that the second microprocessor connects respectively at two CAN controllers, these two CAN controllers are connected with two CAN transceivers respectively by photoelectric isolation module, and described two CAN transceivers are connected with the host computer remote control module by the CAN bus.
6. data transmission tele-control system as claimed in claim 1, is characterized in that the PowerPC processor is connected with the RS232 interface with Ethernet interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012206017708U CN203012455U (en) | 2012-11-15 | 2012-11-15 | Data transmission remote control system based on double-port RAM (Random access memory) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012206017708U CN203012455U (en) | 2012-11-15 | 2012-11-15 | Data transmission remote control system based on double-port RAM (Random access memory) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203012455U true CN203012455U (en) | 2013-06-19 |
Family
ID=48604029
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2012206017708U Expired - Fee Related CN203012455U (en) | 2012-11-15 | 2012-11-15 | Data transmission remote control system based on double-port RAM (Random access memory) |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203012455U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103064360A (en) * | 2012-11-15 | 2013-04-24 | 上海航空电器有限公司 | Data transmission long-range control system based on duel-port random-access memory (RAM) |
| CN104657311A (en) * | 2013-11-21 | 2015-05-27 | 上海航空电器有限公司 | PowerPC based multi-processor communication architecture |
-
2012
- 2012-11-15 CN CN2012206017708U patent/CN203012455U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103064360A (en) * | 2012-11-15 | 2013-04-24 | 上海航空电器有限公司 | Data transmission long-range control system based on duel-port random-access memory (RAM) |
| CN103064360B (en) * | 2012-11-15 | 2017-11-10 | 上海航空电器有限公司 | A kind of data transfer tele-control system based on dual port RAM |
| CN104657311A (en) * | 2013-11-21 | 2015-05-27 | 上海航空电器有限公司 | PowerPC based multi-processor communication architecture |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102857397B (en) | The how main asynchronous duplex differential bus of one and the means of communication | |
| CN201293929Y (en) | Universal safety type input-output controller for subway | |
| CN201604665U (en) | Communication interface equipment of train control center | |
| CN102253913B (en) | Device for carrying out state acquisition and output control on multi-board-card port | |
| CN103840993A (en) | Dual-redundancy CAN bus data transmission method | |
| CN203590251U (en) | FlexRay control system based on serial RapidIO bus | |
| CN105281433A (en) | Distribution terminal communication system | |
| CN203012455U (en) | Data transmission remote control system based on double-port RAM (Random access memory) | |
| CN103064360A (en) | Data transmission long-range control system based on duel-port random-access memory (RAM) | |
| CN102075397A (en) | Direct interfacing method for ARINC429 bus and high-speed intelligent unified bus | |
| CN201287733Y (en) | Synchronous control communication set for electric locomotive brake system | |
| CN209433225U (en) | Processing unit for train network input-output system | |
| CN201111326Y (en) | TCN gateway | |
| CN102724090A (en) | Process field bus (PROFIBUS) DP/PA integrated embedded slave node communication device based on DP controller with integrated 8031 core (DPC31) | |
| CN201130955Y (en) | MVB-CAN gateway equipment based on ARM7 nucleus micro-processor | |
| CN103067213A (en) | Data recording system | |
| CN203366045U (en) | A digital quantity input-output device based on a CAN bus | |
| CN215006358U (en) | Bus system of programmable controller and programmable controller | |
| CN214014269U (en) | Train network communication device and system | |
| CN204065816U (en) | A kind of PROFIBUS-DPV1 communication main station | |
| CN204089864U (en) | A kind of gateway for connecting MVB and CAN | |
| CN203151532U (en) | Multifunction vehicle bus (MVB) communication equipment for rail vehicle energy management system and energy storage type light rail vehicle | |
| CN107965343B (en) | Transparent hydraulic support electrichydraulic control communication system | |
| CN202102335U (en) | Blade server based on Loongson 3A central processing unit (CPU) | |
| CN207543138U (en) | A kind of data transmission system of more industrial bus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130619 Termination date: 20171115 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |