CN202998011U - Multi-configuration analogy amplifying circuit - Google Patents
Multi-configuration analogy amplifying circuit Download PDFInfo
- Publication number
- CN202998011U CN202998011U CN 201220684619 CN201220684619U CN202998011U CN 202998011 U CN202998011 U CN 202998011U CN 201220684619 CN201220684619 CN 201220684619 CN 201220684619 U CN201220684619 U CN 201220684619U CN 202998011 U CN202998011 U CN 202998011U
- Authority
- CN
- China
- Prior art keywords
- resistance
- switch
- electric capacity
- circuit
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a multi-configuration analogy amplifying circuit which comprises an operation amplifier, a plurality of resistors, capacitors, diodes and switches, and is characterized in that one end of the resistor I is connected with one end of the capacitor I and the positive pole of the diode I, and the other end of the resistor I, the other end of the capacitor I and the negative pole of the diode I are all connected with an inverting input end I via the switch I; one end of the resistor I is also connected with resistor III and capacitor III via the switch III; the other end of the capacitor III and the other end of the resistor III are grounded; the of the resistor I is further connected with is connected with capacitor V and resistor V via the switch V; the other end of the capacitor V and the other end of the resistor V are connected with the inverting input end of the operation amplifier, and also connected with the resistor IX, the capacitor IX and the diode IX via the switch IX; and one end of the resistor I is connected with the resistor No. 29, and the other end of the resistor No. 29 is connected with the inverting input II via the switch No. 29. The multi-configuration analogy amplifying circuit can achieve ten analogy amplifying circuit configurations.
Description
Technical field
The utility model relates to amplifying circuit, is specifically related to the multiconfiguration analog amplify circuit.
Background technology
Design of Amplification Circuit is the basis of all design of electronic products, it is also the required content in colleges and universities' Electronic Professional Foundation Courses, the student needs to carry out the experiment of each class amplification circuit on the classroom, also often carry out various Design of Amplification Circuits when participating in extracurricular scientific and technological activities and discipline competition.Design of Amplification Circuit person in the past uses universal plate or bread board strap circuits to carry out Experiment of Electrical Circuits usually, this is one and has namely expended the plenty of time, the work that easily makes mistakes again, even if complete building of experimental circuit, also the fly line because of side circuit is many, and tie point makes the reliability of circuit be difficult to be guaranteed more.When a kind of design configuration of amplifying circuit can not satisfy the practical application job requirement, need again to re-start above-mentioned loaded down with trivial details work in the time of need to changing another configuration into, thereby affect the overall work progress.
The utility model content
Technical problem to be solved in the utility model is to provide a kind of multiconfiguration analog amplify circuit.
In order to solve the problems of the technologies described above, the technical solution of the utility model is that the multiconfiguration analog amplify circuit comprises operational amplifier and several resistance, electric capacity, diode and switch, it is characterized in that:
One end of resistance one is connected with the positive pole that an end of electric capacity one is connected with diode simultaneously, and the other end of the other end of resistance one, electric capacity one and the negative pole of diode one all are connected with inverting input one by switch one; One end of described resistance one also is connected with resistance with electric capacity three and is connected by switch three, the other end ground connection of the other end of electric capacity three and resistance three; One end of described resistance one also is connected with resistance with electric capacity five and is connected by switch five, the inverting input of the described operational amplifier of another termination of the other end of electric capacity five and resistance five, and be connected with the positive pole of resistance nine, electric capacity nine and diode nine by switch nine; One end of described resistance one also is connected with resistance 29, and the other end of resistance 29 connects inverting input two by switch 29; One end of described resistance one also is connected with resistance four by switch four, and an end of described resistance one also passes through switch eight is connected with electric capacity with resistance eight and is connected; The other end of resistance eight, electric capacity eight, resistance nine, electric capacity nine and the negative pole of diode nine all connect the output of described operational amplifier;
One end of resistance two is connected with electric capacity two, and the other end of resistance two, electric capacity two all is connected with in-phase input end one by switch two; One end of described resistance two also is connected with the other end of resistance four; One end of described resistance two also is connected with resistance with electric capacity six and is connected by switch six, the in-phase input end of the described operational amplifier of another termination of electric capacity six, resistance six, and be connected with resistance seven, electric capacity seven simultaneously, the other end of the other end of electric capacity seven and resistance seven is by switch seven ground connection; One end of described resistance two also is connected with resistance 31, and the other end of resistance 31 connects in-phase input end two by switch 31; One end of described resistance two also is connected with resistance with electric capacity 20 by switch 20 and ten is connected; The in-phase input end of described operational amplifier also is connected with resistance 19 by switch 19; The in-phase input end of described operational amplifier also is connected with resistance 25 by switch 25; The output of the equal concatenation operation amplifier of the other end of resistance 20, electric capacity 20, resistance 19; The other end of resistance 25 is connected with resistance 23, resistance 24, electric capacity 24, and the other end of resistance 24, electric capacity 24 is by switch 24 ground connection; The other end of resistance 23 is connected with in-phase input end one by switch 23.
According to a kind of preferred version of multiconfiguration analog amplify circuit described in the utility model, the output of described operational amplifier also is connected with resistance 32 and output one by switch 32; The negative pole of the other end of resistance 32, diode 33 and resistance 33 are connected with output two simultaneously, and the other end of the positive pole of diode 33 and resistance 33 is all by switch 33 ground connection.
The beneficial effect of multiconfiguration analog amplify circuit described in the utility model is: the utility model circuit design is ingenious, and is multiple functional, flexible and convenient to use; When practical application, utilize switch to control, can consist of tens of kinds of analog amplify circuit configurations commonly used, almost contain the design of all amplifying circuits commonly used and filter circuit, thereby realized various amplifying circuit functions, do not need welding, flexible and convenient to use; Cost is low, is easy to promote, and uses universal plate or bread board exploitation analog amplify circuit that better convenience and reliability are arranged than in the past; Using except carry out Analog Electronics Technique Experiment, practice, Course Exercise, graduation project, all kinds of extracurricular scientific and technological activities of participation and discipline competition the Electronics Specialties student of institution of higher learning in, can also use widely in electronic product exploitation experiment.
Description of drawings
Fig. 1 is multiconfiguration analog amplify circuit schematic diagram described in the utility model.
Embodiment
Referring to Fig. 1, the multiconfiguration analog amplify circuit comprises operational amplifier ICA and several resistance, electric capacity, diode and switch, wherein:
One end of resistance R 1 and an end of capacitor C 1 are connected 1 positive pole and are connected with diode, the other end of the other end of resistance R 1, capacitor C 1 and the negative pole of diode D1 all are connected with inverting input IN1-by K switch 1; One end of resistance R 1 is connected with resistance R with capacitor C 3 and is connected by K switch 3, the other end ground connection of the other end of capacitor C 3 and resistance R 3; One end of resistance R 1 is connected with resistance R with capacitor C 5 and is connected by K switch 5, the inverting input of another termination operational amplifier IC of the other end of capacitor C 5 and resistance R 5, and pass through K switch 9 and be connected with the positive pole of resistance R 9, capacitor C 9 and diode D9; One end of resistance R 1 is connected with resistance R 29, and the other end of resistance R 29 connects inverting input IN1-_1 by K switch 29; One end of resistance R 1 is connected with resistance R 4 by K switch 4, and an end of resistance R 1 passes through K switch 8 is connected with capacitor C with resistance R 8 and is connected; The output of the equal concatenation operation amplifier of negative pole of the other end of resistance R 8, capacitor C 8, resistance R 9, capacitor C 9 and diode D9;
One end of resistance R 2 is connected with capacitor C 2, and the other end of resistance R 2, capacitor C 2 all is connected with in-phase input end IN1+ by K switch 2; One end of resistance R 2 is connected with resistance R with capacitor C 6 and is connected by K switch 6, the in-phase input end of another termination operational amplifier of electric capacity R6, resistance R 6, and be connected with resistance R 7, capacitor C 7; The other end of the other end of capacitor C 7 and resistance R 7 is by K switch 7 ground connection; One end of resistance R 2 is connected with resistance R 31, and the other end of resistance R 31 connects in-phase input end IN1+_1 by K switch 31; One end of resistance R 2 is connected with resistance R with capacitor C 20 and is connected by K switch 20; One end of resistance R 2 is connected with the other end of resistance R 4; The in-phase input end of operational amplifier also is connected with resistance R 19 by K switch 19; The output of the equal concatenation operation amplifier of the other end of resistance R 20, capacitor C 20, resistance R 19; The in-phase input end of operational amplifier also is connected with resistance R 25 by K switch 25, and the other end of resistance R 25 is connected with resistance R 23, resistance R 24, capacitor C 24, and the other end of resistance R 24, capacitor C 24 is by K switch 24 ground connection; The other end of resistance R 23 is connected with in-phase input end IN1+ by K switch 23; The output of operational amplifier also passes through K switch 32 with resistance R 32 and is connected with output to be connected; The negative pole of the other end of resistance R 32, diode D33 and resistance R 33 are connected with output two simultaneously, and the other end of the positive pole of diode D33 and resistance R 33 is all by K switch 33 ground connection.
Below, illustrate and utilize the utility model to consist of physical circuit.
Use inverting input one IN1-to be anti-phase input, K switch 1 and resistance R 1 are connected, K switch 5 and resistance R 5 are connected, K switch 7 and resistance R 7 are connected, K switch 9 and resistance R 9 are connected, rest switch disconnects, and can consist of see-saw circuit.
Embodiment 3, utilize the utility model to consist of the logarithmic amplification circuit.
K switch 9 in embodiment 1 is connected with diode D9, can be consisted of the logarithmic amplification circuit.
Embodiment 4, utilize the utility model to consist of differential amplifier circuit.
Use inverting input one IN1-to be anti-phase input, use in-phase input end one IN1+ to input as homophase, K switch 1 and resistance R 1 are connected, K switch 2 and resistance R 2 are connected K switch 5 and resistance R 5 are connected, K switch 6 and resistance R 6 are connected, K switch 7 and resistance R 7 are connected, K switch 9 and resistance R 9 are connected, rest switch disconnects, and can consist of differential amplifier circuit.
Embodiment 5, utilize the utility model to consist of the add circuit of anti-phase input.
Use inverting input one IN1-to be anti-phase input one, inverting input two IN1-_1 are anti-phase input two, K switch 1 and resistance R 1 are connected, K switch 5 and resistance R 5 are connected, K switch 7 and resistance R 7 are connected, K switch 9 and resistance R 9 are connected, K switch 29 and resistance R 29 are connected, and rest switch disconnects, wherein, resistance R 5 is 0 Ohmic resistance, can consist of the add circuit of anti-phase input.
Embodiment 6, utilize the utility model to consist of single amplifier subtraction circuit.
Use inverting input one IN1-to be anti-phase input one, inverting input two IN1-_1 are anti-phase input two, and K switch 1 and resistance R 1 are connected, and K switch 5 and resistance R 5 are connected, and K switch 9 and resistance R 9 are connected, and K switch 29 and resistance R 29 are connected; Use in-phase input end one IN1+ to be homophase input one, in-phase input end two IN1+_1 are homophase input two, K switch 2 and resistance R 2 are connected, K switch 6 and resistance R 6 are connected, K switch 7 and resistance R 7 are connected, K switch 31 and resistance R 31 are connected, rest switch disconnects, wherein, resistance R 5, R6 are 0 Ohmic resistance, can consist of single amplifier subtraction circuit.
Embodiment 7, utilize the utility model to consist of low-pass filter circuit.
Use inverting input one IN1-to be anti-phase input, K switch 1 and resistance R 1 are connected, K switch 5 and resistance R 5 are connected, K switch 8 and resistance R 8 are connected, K switch 3 and capacitor C 3 are connected, K switch 9 and capacitor C 9 are connected, K switch 7 and resistance R 7 are connected, resistance R 7 is 0 Ohmic resistance, and rest switch disconnects, and can consist of low-pass filter circuit.
Embodiment 8, utilize the utility model to consist of the twin-T network rejector circuit.
Use in-phase input end one IN1+ to input as homophase, K switch 3 and resistance R 3 are connected, K switch 9 and resistance R 9 are connected, K switch 20 and resistance R 20 are connected, K switch 23 and resistance R 23 are connected, K switch 25 and resistance R 25 are connected, K switch 2 and capacitor C 2 are connected, K switch 6 and capacitor C 6 are connected, K switch 24 and capacitor C 24 are connected, and rest switch disconnects, wherein, resistance R 5 is 0 Ohmic resistance, can consist of the twin-T network rejector circuit.
From above-described embodiment as can be known, utilize the utility model, can realize the add circuit of see-saw circuit, in-phase amplification circuit, differential amplifier circuit, anti-phase input, add circuit, single amplifier subtraction circuit, integrating circuit, differential circuit, index amplifying circuit, logarithmic amplification circuit, low-pass filter circuit, circuit of high pass filter, bandwidth-limited circuit, the rejector circuit of homophase input, T-shaped network rejector circuit.Filter circuit is supported the different filter constructions such as homophase input, anti-phase input, differential input.Support simple second order filter circuit, the multiple analog circuit configurations designs such as amplitude limit and output filter circuit are supported in the output of amplifier.Use the multiconfiguration analog amplify circuit of design principle of the present utility model design, when carrying out the analog amplify circuit experiment, directly controls by switch and get final product, using universal plate or bread board to develop analog amplify circuit than in the past has better convenience and reliability.
The above is described embodiment of the present utility model, still, and the scope that is not limited only to embodiment of the utility model protection.
Claims (2)
1. the multiconfiguration analog amplify circuit, comprise operational amplifier and several resistance, electric capacity, diode and switch, it is characterized in that:
One end of resistance one is connected with the positive pole that an end of electric capacity one is connected with diode simultaneously, and the other end of the other end of resistance one, electric capacity one and the negative pole of diode one all are connected with inverting input one by switch one; One end of described resistance one also is connected with resistance with electric capacity three and is connected by switch three, the other end ground connection of the other end of electric capacity three and resistance three; One end of described resistance one also is connected with resistance with electric capacity five and is connected by switch five, the inverting input of the described operational amplifier of another termination of the other end of electric capacity five and resistance five, and be connected with the positive pole of resistance nine, electric capacity nine and diode nine by switch nine; One end of described resistance one also is connected with resistance 29, and the other end of resistance 29 connects inverting input two by switch 29; One end of described resistance one also is connected with resistance four by switch four, and an end of described resistance one also passes through switch eight is connected with electric capacity with resistance eight and is connected; The other end of resistance eight, electric capacity eight, resistance nine, electric capacity nine and the negative pole of diode nine all connect the output of described operational amplifier;
One end of resistance two is connected with electric capacity two, and the other end of resistance two, electric capacity two all is connected with in-phase input end one by switch two; One end of described resistance two also is connected with the other end of resistance four; One end of described resistance two also is connected with resistance with electric capacity six and is connected by switch six, the in-phase input end of the described operational amplifier of another termination of electric capacity six, resistance six, and be connected with resistance seven, electric capacity seven simultaneously, the other end of the other end of electric capacity seven and resistance seven is by switch seven ground connection; One end of described resistance two also is connected with resistance 31, and the other end of resistance 31 connects in-phase input end two by switch 31; One end of described resistance two also is connected with resistance with electric capacity 20 by switch 20 and ten is connected; The in-phase input end of described operational amplifier also is connected with resistance 19 by switch 19; The in-phase input end of described operational amplifier also is connected with resistance 25 by switch 25; The output of the equal concatenation operation amplifier of the other end of resistance 20, electric capacity 20, resistance 19; The other end of resistance 25 is connected with resistance 23, resistance 24, electric capacity 24, and the other end of resistance 24, electric capacity 24 is by switch 24 ground connection; The other end of resistance 23 is connected with in-phase input end one by switch 23.
2. multiconfiguration analog amplify circuit according to claim 1 is characterized in that: the output of described operational amplifier also is connected with resistance 32 and output one by switch 32; The negative pole of the other end of resistance 32, diode 33 and resistance 33 are connected with output two simultaneously, and the other end of the positive pole of diode 33 and resistance 33 is all by switch 33 ground connection.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220684619 CN202998011U (en) | 2012-12-12 | 2012-12-12 | Multi-configuration analogy amplifying circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220684619 CN202998011U (en) | 2012-12-12 | 2012-12-12 | Multi-configuration analogy amplifying circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202998011U true CN202998011U (en) | 2013-06-12 |
Family
ID=48569136
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220684619 Expired - Fee Related CN202998011U (en) | 2012-12-12 | 2012-12-12 | Multi-configuration analogy amplifying circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202998011U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103684298A (en) * | 2013-12-14 | 2014-03-26 | 成都国蓉科技有限公司 | High-gain differential signal amplification circuit |
-
2012
- 2012-12-12 CN CN 201220684619 patent/CN202998011U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103684298A (en) * | 2013-12-14 | 2014-03-26 | 成都国蓉科技有限公司 | High-gain differential signal amplification circuit |
| CN103684298B (en) * | 2013-12-14 | 2016-10-12 | 成都国蓉科技有限公司 | A kind of High-gain differential signal amplification circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103219983A (en) | Memristor equivalent simulation circuit | |
| CN102663496B (en) | Four-order neural-network hyper-chaotic circuit | |
| CN202998011U (en) | Multi-configuration analogy amplifying circuit | |
| CN202996140U (en) | Experiment exploitation plate of multi-configuration simulation amplification circuit | |
| DE102004002719A1 (en) | Tablet accessory for personal electronic devices | |
| CN104096358B (en) | Balance small ball gaming device based on wireless data transmission and gravity sensing control | |
| CN203193601U (en) | Analog circuit with characteristic of memristor | |
| CN209785375U (en) | general operational amplification experimental circuit | |
| CN206228905U (en) | A kind of Portable movable scoreboard | |
| CN202033934U (en) | Training device for teaching analog electronic technique | |
| CN107440327A (en) | Integrated electronic platform | |
| CN203838933U (en) | Analog signal acquisition device practical training teaching device | |
| CN202275453U (en) | Wireless response system | |
| CN201732504U (en) | Lorentz equation analog circuit | |
| CN206103351U (en) | Modularization intelligence electronic toy's distributed data transmission and control hardware system | |
| CN109039575A (en) | A kind of circuit model of index chaos system | |
| WO2020012450A3 (en) | Game platform for mobile devices and a related method of operating a game platform | |
| CN204066543U (en) | A kind of experimental provision being applicable to Itemized teachings mimic channel | |
| CN203013079U (en) | Magnetic electrical component used for teaching demonstration | |
| CN204390573U (en) | A kind of electronic circuit experiment platform | |
| CN203965845U (en) | A kind of infrared flying squirrel control circuit | |
| CN209543606U (en) | A kind of Cultivation of Ethic Thought self-action board of education | |
| CN102542883A (en) | Diode demonstrating device | |
| CN102074153B (en) | Relay switch characteristic demonstrator | |
| CN202995788U (en) | New fourth-order neural network hyperchaotic circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130612 Termination date: 20141212 |
|
| EXPY | Termination of patent right or utility model |