CN202564348U - Multi-base island exposed multi-circle multi-chip normally-equipped passive-component electrostatic-discharge-ring packaging structure - Google Patents
Multi-base island exposed multi-circle multi-chip normally-equipped passive-component electrostatic-discharge-ring packaging structure Download PDFInfo
- Publication number
- CN202564348U CN202564348U CN201220204473.XU CN201220204473U CN202564348U CN 202564348 U CN202564348 U CN 202564348U CN 201220204473 U CN201220204473 U CN 201220204473U CN 202564348 U CN202564348 U CN 202564348U
- Authority
- CN
- China
- Prior art keywords
- pin
- dao
- passive device
- pins
- release ring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Abstract
The utility model relates to a multi-base island exposed multi-circle multi-chip normally-equipped passive-component electrostatic-discharge-ring packaging structure, comprising a plurality of base islands (1) and pins (2). Electrostatic discharge rings (10) are arranged between the base islands (1) and the pins (2). A plurality of chips (4) are arranged on front surfaces of the plurality of the base islands (1). Metal wires (5) connect between fronts of the chips (4) and fronts of the pins (2). Plastic package materials (6) are packaged on an area around the base islands and the pins. Holes (7) are opened on the surface of the plastic package materials (6) on a lower part of the base islands (1) and the pins (2). Metal balls (9) are disposed in the holes (7). Passive components (11) are bridged between the pins (2). There are multiple circles of the pins (2). The beneficial effects of the utility model are that manufacturing cost is reduced, security and reliability of the packaging structure are raised and the normally-equipped passive-component static-release-ring packaging structure can really achieve design and manufacturing of a high-density circuit.
Description
Technical field
The utility model relates to a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures, belongs to the semiconductor packaging field.
Background technology
The manufacturing process flow of traditional high-density base board encapsulating structure is as follows:
Step 1, referring to Fig. 3, get the substrate that a glass fiber material is processed,
Step 2, referring to Fig. 4, perforate on desired position on the glass fiber substrate,
Step 3, referring to Fig. 5, at the back side of glass fiber substrate coating one deck Copper Foil,
Step 4, referring to Fig. 6, insert conductive materials in the position of glass fiber substrate punching,
Step 5, referring to Fig. 7, at positive coating one deck Copper Foil of glass fiber substrate,
Step 6, referring to Fig. 8, the coating photoresistance film on glass fiber substrate surface,
Step 7, referring to Fig. 9, the photoresistance film is carried out exposure imaging in the position of needs windows,
Step 8, referring to Figure 10, the part that completion is windowed is carried out etching,
Step 9, referring to Figure 11, the photoresistance film of substrate surface is divested,
Step 12, referring to Figure 14, electroplate in the zone that step 11 is windowed, form Ji Dao and pin relatively,
Step 13, accomplish follow-up load, routing, seal, concerned process steps such as cutting.
Above-mentioned traditional high-density base board encapsulating structure exists following deficiency and defective:
1, many glass fiber materials of one deck, same also many costs of layer of glass;
2, because must use glass fiber, so with regard to many thickness space of about 100 ~ 150 μ m of layer of glass thickness;
3, glass fiber itself is exactly a kind of foaming substance, so easily because time of placing and environment suck moisture and moisture, directly have influence on the security capabilities of reliability or the grade of reliability;
4, the fiberglass surfacing Copper Foil metal layer thickness of about 50 ~ 100 μ m of one deck that has been covered; And the etching of metal level circuit and circuit distance also because the etched gap that the characteristic of etching factor can only be accomplished 50 ~ 100 μ m (referring to Figure 15; Best making ability is that etched gap is equal to the thickness that is etched object approximately), so the design of accomplishing high-density line and manufacturing that can't be real;
5, because must use the Copper Foil metal level, and the Copper Foil metal level is the mode that the employing high pressure is pasted, so the thickness of Copper Foil is difficult to be lower than the thickness of 50 μ m, otherwise just is difficult to operation like out-of-flatness or Copper Foil breakage or Copper Foil extension displacement or the like;
6, also because the whole base plate material is to adopt glass fiber material, thus significantly increased thickness 100 ~ 150 μ m of glass layer, can't be real accomplish ultra-thin encapsulation;
7, the traditional glass fiber stick on Copper Foil technology because material property difference very big (coefficient of expansion) causes stress deformation easily in the operation of adverse circumstances, directly have influence on precision and element and substrate adherence and reliability that element loads.
Summary of the invention
The purpose of the utility model is to overcome above-mentioned deficiency, and a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures are provided, and its technology is simple; Need not use glass layer; Reduce manufacturing cost, improved the fail safe and the reliability of packaging body, reduced the environmental pollution that glass fiber material brings; And the metal substrate line layer adopts is electro-plating method, can really accomplish the design and the manufacturing of high-density line.
The purpose of the utility model is achieved in that a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures; It comprises Ji Dao and pin; Said Ji Dao has a plurality of; Be provided with static release ring between said Ji Dao and the pin, front, said a plurality of basic island is provided with a plurality of chips through conduction or non-conductive bonding material, is connected with metal wire between between said chip front side and the pin front and chip front side and the static release ring front; The zone of zone, Ji Dao and the pin bottom on zone, Ji Dao and pin top between zone, pin and the pin between zone, Ji Dao and the pin of periphery, said basic island and chip and metal wire all are encapsulated with plastic packaging material outward; Offer aperture on the plastic packaging material surface of said Ji Dao and pin bottom, said aperture is connected with the Ji Dao or the pin back side, is provided with metal ball in the said aperture; Said metal ball contacts with the Ji Dao or the pin back side; Cross-over connection passive device between said pin and the pin, said passive device cross-over connection in pin positive with the pin front between or cross-over connection between the pin back side and the pin back side, enclosing said pin has more.
Be provided with coat of metal between said metal ball and Ji Dao or the pin back side.
Be connected with metal wire between said chip front side and the chip front side.
Said Ji Dao comprises Ji Dao top, Ji Dao bottom and intermediate barrier layers, and said Ji Dao top and Ji Dao bottom form by the single or multiple lift metal plating, and said intermediate barrier layers is nickel dam, titanium layer or copper layer.
Said pin comprises pin top, pin bottom and intermediate barrier layers, and said pin top and pin bottom form by the single or multiple lift metal plating, and said intermediate barrier layers is nickel dam, titanium layer or copper layer.
Compared with prior art, the utlity model has following beneficial effect:
1, the utility model need not use glass layer, so can reduce the cost that glass layer brings;
2, the utility model does not use the foaming substance of glass layer, so the grade of reliability can improve again, the fail safe to packaging body will improve relatively;
3, the utility model need not use the glass layer material, so just can reduce the environmental pollution that glass fiber material brings;
What 4, the two-dimensional metallic substrate circuit layer of the utility model was adopted is electro-plating method; And the gross thickness of electrodeposited coating is about 10 ~ 15 μ m; And the gap between circuit and the circuit can reach the gap below the 25 μ m easily, so can accomplish the technical capability of pin circuit tiling in the high density veritably;
5, the two-dimensional metallic substrate of the utility model is the metal level galvanoplastic because of what adopt; So the technology than glass fiber high pressure Copper Foil metal level is come simply, and do not have metal level because high pressure produces bad or puzzled that metal level out-of-flatness, metal level breakage and metal level extend and be shifted;
6, the two-dimensional metallic substrate circuit layer of the utility model is to carry out metal plating on the surface of metal base; So the material characteristic is basic identical; So the internal stress of coating circuit and metal base is basic identical, can carries out the back engineering (like the surface mount work of high temperature eutectic load, high temperature tin material scolder load and high temperature passive device) of adverse circumstances easily and be not easy to produce stress deformation.
Description of drawings
Fig. 1 is the sketch map of a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures of the utility model.
Fig. 2 is the vertical view of Fig. 1.
Fig. 3 ~ Figure 14 is each operation sketch map of the manufacturing process flow of traditional high-density base board encapsulating structure.
Figure 15 is the etching situation sketch map of fiberglass surfacing Copper Foil metal level.
Wherein:
Base island 1
Pin 2
Conduction or non-conductive bonding material 3
Chip 4
Metal wire 5
Plastic packaging material 6
Aperture 7
Coat of metal 8
Metal ball 9
Embodiment
Referring to Fig. 1, Fig. 2; A kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures of the utility model; It comprises basic island 1 and pin 2; Said basic island 1 has a plurality of; Be provided with static release ring 10 between said basic island 1 and the pin 2,1 front, said a plurality of basic island is provided with a plurality of chips 4 through conduction or non-conductive bonding material 3, said chip 4 positive with pin 2 fronts between, chip 4 is positive with static release ring 10 fronts between and be connected with metal wire 5 between chip 4 fronts and chip 4 fronts; The zone of zone, basic island 1 and pin 2 bottoms on zone, basic island 1 and pin 2 tops between zone, pin 2 and the pin 2 between zone, basic island 1 and the pin 2 of 1 periphery, said basic island and chip 4 and the metal wire 5 outer plastic packaging materials 6 that all are encapsulated with; Offer aperture 7 on plastic packaging material 6 surfaces of said basic island 1 and pin 2 bottoms, said aperture 7 is connected with the basic island 1 or pin 2 back sides, is provided with metal ball 9 in the said aperture 7; Said metal ball 9 contacts with the basic island 1 or pin 2 back sides; Cross-over connection passive device 11 between said pin 2 and the pin 2, said passive device 11 cross-over connections in pin 2 positive with pin 2 fronts between or cross-over connection between pin 2 back sides and pin 2 back sides, enclosing said pin 2 has more.
Be provided with coat of metal 8 between said metal ball 9 and basic island 1 or pin 2 back sides, said coat of metal 8 is an oxidation inhibitor.
Said metal ball 9 materials adopt tin or ashbury metal.
Said basic island 1 comprises Ji Dao top, Ji Dao bottom and intermediate barrier layers, and said Ji Dao top and Ji Dao bottom form by the single or multiple lift metal plating, and said intermediate barrier layers is nickel dam, titanium layer or copper layer.
Said pin 2 comprises pin top, pin bottom and intermediate barrier layers, and said pin top and pin bottom form by the single or multiple lift metal plating, and said intermediate barrier layers is nickel dam, titanium layer or copper layer.
Claims (5)
1. base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures more than a kind; It is characterized in that: it comprises Ji Dao (1) and pin (2); Said Ji Dao (1) has a plurality of; Be provided with static release ring (10) between said Ji Dao (1) and the pin (2); Said a plurality of Ji Dao (1) is positive to be provided with a plurality of chips (4) through conduction or non-conductive bonding material (3); Said chip (4) positive with pin (2) front between and be connected with metal wire (5) between chip (4) front and static release ring (10) front; The outer plastic packaging material (6) that all is encapsulated with of the zone of zone, Ji Dao (1) and pin (2) bottom on zone, Ji Dao (1) and pin (2) top between zone, pin (2) and the pin (2) between zone, Ji Dao (1) and the pin (2) of said Ji Dao (1) periphery and chip (4) and metal wire (5); Offer aperture (7) on plastic packaging material (6) surface of said Ji Dao (1) and pin (2) bottom, said aperture (7) is connected with the Ji Dao (1) or pin (2) back side, is provided with metal ball (9) in the said aperture (7); Said metal ball (9) contacts with the Ji Dao (1) or pin (2) back side; Cross-over connection passive device (11) between said pin (2) and the pin (2), said passive device (11) cross-over connection in pin (2) positive with pin (2) front between or cross-over connection between pin (2) back side and pin (2) back side, enclosing said pin (2) has more.
2. a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures according to claim 1 is characterized in that: be provided with coat of metal (8) between said metal ball (9) and Ji Dao (1) or pin (2) back side.
3. a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures according to claim 1 is characterized in that: said chip (4) positive with chip (4) front between be connected with metal wire (5).
4. a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures according to claim 1; It is characterized in that: said Ji Dao (1) comprises Ji Dao top, Ji Dao bottom and intermediate barrier layers; Said Ji Dao top and Ji Dao bottom form by the single or multiple lift metal plating, and said intermediate barrier layers is nickel dam, titanium layer or copper layer.
5. a kind of how base island exposed many circle multicore sheet formal dress passive device static release ring encapsulating structures according to claim 1; It is characterized in that: said pin (2) comprises pin top, pin bottom and intermediate barrier layers; Said pin top and pin bottom form by the single or multiple lift metal plating, and said intermediate barrier layers is nickel dam, titanium layer or copper layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201220204473.XU CN202564348U (en) | 2012-05-09 | 2012-05-09 | Multi-base island exposed multi-circle multi-chip normally-equipped passive-component electrostatic-discharge-ring packaging structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201220204473.XU CN202564348U (en) | 2012-05-09 | 2012-05-09 | Multi-base island exposed multi-circle multi-chip normally-equipped passive-component electrostatic-discharge-ring packaging structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202564348U true CN202564348U (en) | 2012-11-28 |
Family
ID=47213974
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201220204473.XU Expired - Lifetime CN202564348U (en) | 2012-05-09 | 2012-05-09 | Multi-base island exposed multi-circle multi-chip normally-equipped passive-component electrostatic-discharge-ring packaging structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202564348U (en) |
-
2012
- 2012-05-09 CN CN201220204473.XU patent/CN202564348U/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN202564244U (en) | Multi-base-island exposed type single-circle multi-chip normally-equipped packaging structure | |
| CN202564323U (en) | Multi-base-island-exposed type multi-circle multi-chip normally-equipped and normally-equipped packaging structure | |
| CN202564348U (en) | Multi-base island exposed multi-circle multi-chip normally-equipped passive-component electrostatic-discharge-ring packaging structure | |
| CN202564247U (en) | Single-base-island exposed multi-circle multi-chip normally-equipped passive-component electrostatic discharge-ring packaging structure | |
| CN202564358U (en) | Single-base-island-exposed-type multi-circle multi-chip normally-equipped electrostatic discharge-ring packaging structure | |
| CN202564342U (en) | Multi-base-island-exposed type multi-circle single-chip normally-equipped static-release-ring packaging structure | |
| CN202564246U (en) | Multi-base-island exposed type single-circle multi-chip normally-equipped electrostatic discharge-ring packaging structure | |
| CN202564362U (en) | Single-base-island-exposed-type single-circle multi-chip normally-equipped electrostatic discharge-ring packaging structure | |
| CN202564357U (en) | Multi-base-island exposed single-coil multi-chip formal-assembling passive device static release ring package structure | |
| CN202564254U (en) | Single-base-island-exposed-type single-circle multi-chip normally-equipped passive-component packaging structure | |
| CN202564263U (en) | Single-base-island exposed single-circle single-chip normally-equipped passive-component electrostatic discharge-ring packaging structure | |
| CN202564360U (en) | Single-base-island exposed multi-coil single-chip formal-assembling passive device static release ring package structure | |
| CN202564333U (en) | Multi-base-island-exposed type multi-circle multi-chip normally-equipped and normally-equipped passive-component packaging structure | |
| CN202564260U (en) | Package structure for electrostatic releasing rings of multi-base-island exposed multi-circle single-chip positively-mounted type passive device | |
| CN202564334U (en) | Multi-base-island exposed type single-circle multi-chip normally-equipped passive-component packaging structure | |
| CN202564365U (en) | Multi-base-island-exposed type multi-circle single-chip normally-equipped passive-component packaging structure | |
| CN202564242U (en) | Multi-base-island exposed type single-circle single-chip normally-equipped passive-component packaging structure | |
| CN202564367U (en) | Single-base exposed single-loop multichip normal passive device electrostatic discharge ring packaging structure | |
| CN202564236U (en) | Multi-base-island-exposed type multi-circle multi-chip normally-equipped packaging structure | |
| CN202564366U (en) | Multi base island exposed type one-loop single-chip positive packaging passive device electrostatic release coil packaging structure | |
| CN202564355U (en) | Multi-base-island-exposed type multi-circle single-chip normally-equipped packaging structure | |
| CN202564306U (en) | Multi-base-island embedding single-circle multi-chip normally-equipped passive-component static-release-ring packaging structure | |
| CN202564346U (en) | Face-up electrostatic discharge ring packaging structure having exposed multiple die pads, multi-circle leads and multiple chips | |
| CN202564336U (en) | Single-base-island-exposed-type multi-circle multi-chip normally-equipped and normally-equipped packaging structure | |
| CN202564368U (en) | Single-base-island-exposed-type single-circle multi-chip normally-equipped packaging structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20121128 |