CN202512329U - Liquid crystal display (LCD) panel - Google Patents
Liquid crystal display (LCD) panel Download PDFInfo
- Publication number
- CN202512329U CN202512329U CN201220170045XU CN201220170045U CN202512329U CN 202512329 U CN202512329 U CN 202512329U CN 201220170045X U CN201220170045X U CN 201220170045XU CN 201220170045 U CN201220170045 U CN 201220170045U CN 202512329 U CN202512329 U CN 202512329U
- Authority
- CN
- China
- Prior art keywords
- compensating
- liquid crystal
- sweep trace
- switch
- crystal panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Liquid Crystal Display Device Control (AREA)
Abstract
A liquid crystal display (LCD) panel comprises a gate drive circuit chip, a plurality of scanning lines, a plurality of data lines which are vertical to the scanning lines in arrangement, a plurality of pixel switches, a compensation circuit, a plurality of compensation switches and a voltage signal line, wherein each pixel switch is located in an area enclosed by two contiguous scanning lines and two contiguous data lines, each compensation switch comprises a first end, a second end and a control end, the second end and the control end of each compensation switch are electrically connected with corresponding wires, the compensation switches have resistance properties when the switches are turned on, and the voltage signal line is electrically connected with the first end of each corresponding compensation switch. Due to the fact that the compensation switches of the LCD panel are thin film transistors, resistance values after parallel connection can be lower than resistance of half scanning lines, equivalent resistance of each scanning line can be more close or inclined to be the same, and then a blinking phenomenon is reduced.
Description
Technical field
The utility model is a kind of liquid crystal panel, particularly relevant for a kind of liquid crystal panel that reduces scintillation.
Background technology
Along with liquid crystal panel more and more widely is applied to every field, liquid crystal panel demonstrates a kind of more large scale and high resolving power Development Trend more.
As shown in Figure 1, every sweep trace 92 1 end extend to the viewing area 91 of liquid crystal panel 9 among the figure, and the other end electrically connects gate drive chip 93.Because outermost sweep trace 92a differs greatly with the sweep trace 92b length of central authorities, the sweep trace 92a outside therefore causing and the sweep trace 92b of central authorities exist maximum and minimum resistance respectively.
Liquid crystal panel can be because the wiring long (resistance is bigger) in the outside; Bigger late effect there be (Delay Effect) can accumulating away from the driving circuit end; Therefore can be out of shape and distortion when scanning signal is passed to scanning linear long-range; Make relevant pixel in correct preset time, to carry out color range and change, so have point of scintillation.
A kind of solution to the problems described above as shown in Figure 2, that prior art discloses.Every sweep trace 81 1 ends extend to the viewing area 82 of liquid crystal panel 8, and the other end is a connection terminal 83.Sweep trace 81 utilizes tortuous cabling mode, makes sweep trace 81b in the middle of the panel close with panel both sides sweep trace 81a length even equate, causes the minimum even indifference of resistance value difference of 81 of every sweep traces.But the space that this cabling mode needs is bigger, and what increase the difficulty made and static discharge arranged at the place, tip maybe.
Therefore, having to provide a kind of equivalent resistance of every sweep trace that makes more approaching, and then reduces the liquid crystal panel of scintillation, to solve aforesaid problem.
Summary of the invention
The utility model provides a kind of liquid crystal panel to comprise: a gate drive circuit chip; The multi-strip scanning line; Many data lines are with many mutual arranged perpendicular of this sweep trace; A plurality of picture element switches, each this picture element switch bit is in adjacent two these sweep traces and adjacent two zones that this data line surrounded; An and compensating circuit.
This compensating circuit comprises: a gate drive circuit chip; Many leads, an end of each this lead electrically connects corresponding this sweep trace, and the other end of each this lead electrically connects this gate drive circuit chip; A plurality of compensating switches, each this compensating switch comprises one first end, one second end and a control end, this of this compensating switch second end and this control end electrically connect corresponding this lead, and each this compensating switch has the characteristic of resistance when conducting; And a voltage signal line, electrically connect this first end of each corresponding this compensating switch.
Because the compensating switch of the utility model is a thin film transistor (TFT),, can be considered an impedance when letting the compensating switch conducting by the characteristic of thin film transistor (TFT).The resistance that can be considered compensating switch during the compensating switch conducting is parallelly connected with the resistance of one scan line; When the resistance value of switch during less than the resistance of sweep trace; Can let resistance value after the parallel connection reach to be lower than the resistance of 1/2nd sweep trace; Also just can make the equivalent resistance of each bar sweep trace more approaching or reach unanimity, and then reduce scintillation.
In order to let the above-mentioned of the utility model and other purposes, characteristic and the advantage can be more obvious, hereinafter will cooperate appended diagram, elaborate as follows.
Description of drawings
Fig. 1 is the one scan line wiring diagram of prior art;
Fig. 2 is another sweep trace wiring diagram of prior art;
Fig. 3 is the circuit structure diagram of the utility model first embodiment liquid crystal panel;
Fig. 4 is the synoptic diagram of resistance of the resistance shunt compensation switch of sweep trace;
Fig. 5 is the circuit structure diagram of the utility model second embodiment liquid crystal panel;
Fig. 6 is the circuit structure diagram of the utility model the 3rd embodiment liquid crystal panel; And
Fig. 7 is the structural perspective of the utility model compensating switch.
[primary clustering symbol description]
1 liquid crystal panel, 11 viewing areas
12 non-display areas, 111 sweep traces
113 picture element switches, 13 compensating circuits
131 leads, 132 voltage signal lines
14 gate drive circuit chips, 2 liquid crystal panels
21 viewing areas, 211 sweep traces
The 22a first non-display area 22b second non-display area
The 23a first compensating circuit 231a lead
The 232a first voltage signal line 23b second compensating circuit
The 231b lead 232b second voltage signal line
The 24a first gate drive circuit chip
The 24b second gate drive circuit chip
3 liquid crystal panels, 31 viewing areas
311 sweep trace 311a sweep traces
The 32a first non-display area 32b second non-display area
The 33a first compensating circuit 33b second compensating circuit
331 lead 331a leads
331b lead 331c lead
The 331d lead 332a first voltage signal line
The 332b second voltage signal line 332c tertiary voltage RCA
332d the 4th voltage signal line
The 34a first gate drive circuit chip
The 34b second gate drive circuit chip
410 substrates, 420 insulation courses
430 semiconductor layers, 8 liquid crystal panels
81 sweep trace 81a sweep traces
83 connection terminals, 9 liquid crystal panels
91 viewing areas, 92 sweep traces
93 gate drive chip Q13 compensating switches
The Q131 first end Q132 second end
Q133 control end Q13R resistance value
Q23a compensating switch Q231a first end
The Q232a second end Q233a control end
Q23b compensating switch Q231b first end
The Q232b second end Q233b control end
Q33a compensating switch Q331a first end
The Q332a second end Q333a control end
Q33a ' compensating switch Q33a ' ' compensating switch
Q33b compensating switch Q331b first end
The Q332b second end Q333b control end
Q33b ' compensating switch Q33b ' ' compensating switch
Embodiment:
As shown in Figure 3, be the circuit structure diagram of the utility model first embodiment liquid crystal panel.This liquid crystal panel 1 can be divided into a viewing area 11 and a non-display area 12.Viewing area 11 comprise that many sweep traces that are parallel to each other 111, many are parallel to each other and with the data line 112 of these sweep trace 111 arranged perpendicular.Viewing area 11 more comprises a plurality of picture element switches 113, and 113 on each picture element switch is in the zone that adjacent two sweep traces 111 and adjacent two data lines 112 are surrounded.
In non-display area 12, comprise a compensating circuit 13 and a gate drive circuit chip 14.This compensating circuit comprises many leads 131, a plurality of compensating switch Q13 and a voltage signal line 132.One end of each lead 131 electrically connects corresponding one scan line 111, and the other end electrically connects gate drive circuit chip 14.Each compensating switch Q13 comprises one first end, 131, one second end Q132 and a control end Q133.The second end Q132 of this compensating switch Q13 and control end Q133 electrically connect corresponding this lead 131.The first end Q131 of this compensating switch Q13 electrically connects voltage signal line Q132.This compensating switch Q13 carries out the action of conducting according to the scanning signal of this gate drive circuit chip 14.And therefore this compensating switch Q13 has resistance when conducting characteristic can be considered a resistance.
This voltage signal line 132 has a direct current voltage signal, and this voltage signal line 132 electrically connects gate drive circuit chip 14 in the present embodiment, and provides this DC voltage signal to this voltage signal line 132 by this gate drive circuit chip 14.For example, the size of this DC voltage signal equates with the high levle signal of the scanning signal of gate drive circuit chip 14.
In the scanning process, have a direct current voltage signal at the voltage signal line 132 of non-display area 12, the resistance value Q13R that is appeared when making compensating switch Q13 conducting can be considered with sweep trace 111 on resistance value 111R parallel with one another, as shown in Figure 4.When the resistance value Q13R of compensating switch Q13 is less than or equal to the resistance value 111R of sweep trace 111, can let parallel connection back resistance value reach to be lower than the resistance value 111R of 1/2nd sweep trace 111.That is to say to have up to the effect more than the twice with cabling compensation range highest resistance 111R to sweep trace 111 is minimum, the equivalent resistance of each bar sweep trace 111 is reached unanimity.
As shown in Figure 5, be the circuit structure diagram of the utility model second embodiment liquid crystal panel.This liquid crystal panel 2 can be divided into a viewing area 21, one first non-display area 22a and one second non-display area 22b.This first non-display area 22a is in the left side of this liquid crystal panel 2; This second non-display area 22b is on the right side of this liquid crystal panel 2.
The structure of the viewing area 21 of the second embodiment liquid crystal panel 2 is similar with the viewing area 11 of first embodiment, this then not with give unnecessary details.
And different places is in viewing area 21; Every adjacent two these sweep traces 211; Wherein this sweep trace 211a extends to this first non-display area 22a in liquid crystal panel 2 left sides, and another this sweep trace 221b extends to this second non-display area 22b on liquid crystal panel 2 right sides.
The first non-display area 22a comprises the first compensating circuit 23a and the first gate drive circuit chip 24a.The first compensating circuit 23a comprises many lead 231a, a plurality of compensating switch Q23a and the first voltage signal line 232a.The end of each this lead 231a electrically connects corresponding this sweep trace 211a.The other end of each this lead 231a electrically connects the first gate drive circuit chip 24a.Each this compensating switch Q23a comprises one first end Q231a, one second end Q232a and a control end Q233a.This second end Q232a of this compensating switch Q23a and this control end Q233a electrically connect corresponding this lead 231a, and each this compensating switch Q23a has the characteristic of resistance when conducting.This first voltage signal line 232a electrically connects this first end Q231a of each corresponding this compensating switch Q23a.
The second non-display area 22b comprises the second compensating circuit 23b and the second gate drive circuit chip 24b.Wherein the second compensating circuit 23b comprises many lead 231b, a plurality of compensating switch Q23b and the second voltage signal line 232b.The end of each this lead 231b electrically connects corresponding this sweep trace 211b.The other end of each this lead 231b electrically connects the second gate drive circuit chip 24b.Each this compensating switch Q23b comprises one first end Q231b, one second an end Q232b and a control end Q233b.This first end Q231b of this compensating switch Q23b and this control end Q233b electrically connect corresponding this lead 231b, and each this compensating switch Q23b has the characteristic of resistance when conducting.This second voltage signal line 232b electrically connects this first end Q231b of each corresponding this compensating switch Q23b.
As shown in Figure 6, be the circuit structure diagram of the utility model the 3rd embodiment liquid crystal panel 3.This liquid crystal panel 3 can be divided into a viewing area 31, the first non-display area 32a and the second non-display area 32b.This first non-display area 32a is in the left side of this liquid crystal panel 3; This second non-display area 32b is on the right side of this liquid crystal panel 3.
The structure of the viewing area 31 of the 3rd embodiment liquid crystal panel 3 is similar with the viewing area 11 of first embodiment, this then not with give unnecessary details.
And different places is in viewing area 31; Every adjacent two these sweep traces 311; Wherein this sweep trace 311a extends to this first non-display area 32a in liquid crystal panel 3 left sides, and another this sweep trace 311b extends to this second non-display area 32b on liquid crystal panel 3 right sides.
The first non-display area 32a comprises the first compensating circuit 33a and the first gate drive circuit chip 34a.Wherein the first compensating circuit 33a comprises many lead 331a, a plurality of compensating switch Q33a, the first voltage signal line 332a and the second voltage signal line 332b.
Every adjacent two these leads 331, wherein this lead 331a is formed with same material by same processing procedure with this sweep trace 311; Another this lead 331b is formed with same material by same processing procedure with this data line 312.The end of each this lead 331a electrically connects corresponding this sweep trace 311a.The other end of each this lead 331a electrically connects the first gate drive circuit chip 34a.The end of each this lead 331b electrically connects corresponding this sweep trace 311a.The other end of each this lead 331b electrically connects the first gate drive circuit chip 34a.
The first voltage signal line 332a and one second voltage signal line 332b are parallel to each other, this first voltage signal line 332a and this second voltage signal line 332b and this lead 331a, 331b arranged perpendicular.
Each this compensating switch Q33a of the first non-display area 32a comprises one first end Q331a, one second end Q332a and a control end Q333a.This second end Q332a of this compensating switch Q33a and this control end Q333a electrically connect corresponding this lead 331.This first end Q331a of every adjacent two one of them this compensating switch Q33a ' of this compensating switch Q33a electrically connects this first voltage signal line 332a, and this second end Q332a of this compensating switch Q33a ' and this control end Q333a electrically connect corresponding this lead 331a; This first end Q331a of another this compensating switch Q33a ' ' electrically connects this second voltage signal line 332b, and this second end Q332a of this compensating switch Q33a ' ' and this control end Q333a electrically connect corresponding this lead 331b.
The second non-display area 32b comprises the second compensating circuit 33b and the second gate drive circuit chip 34b.Wherein the second compensating circuit 33b comprises many leads 331, a plurality of compensating switch Q33b, tertiary voltage RCA 332c and the 4th voltage signal line 332d.
Every adjacent two these leads 331, wherein this lead 331c is formed with same material by same processing procedure with this sweep trace 311; Another this lead 331d is formed with same material by same processing procedure with this data line 312.The end of each this lead 331c of the second non-display area 32b electrically connects corresponding this sweep trace 311b.The other end of each this lead 331c electrically connects the second gate drive circuit chip 34b.The end of each this lead 331d electrically connects corresponding this sweep trace 311b.The other end of each this lead 331d electrically connects the second gate drive circuit chip 34b.
Tertiary voltage RCA 332c and the 4th voltage signal line 332d are parallel to each other, this tertiary voltage RCA 332c and the 4th voltage signal line 332d and this lead 331 arranged perpendicular.
Each this compensating switch Q33b of the second non-display area 32b comprises one first end Q331b, one second an end Q332b and a control end Q333b.This second end Q332b of this compensating switch Q33b and this control end Q333b electrically connect corresponding this lead 331.This first end Q331b of every adjacent two one of them this compensating switch Q33b ' of this compensating switch Q33b electrically connects this tertiary voltage RCA 332c, and this second end Q332b of this compensating switch Q33b ' and this control end Q333b electrically connect corresponding this lead 331c; This first end of another this compensating switch Q33b ' ' electrically connects the 4th voltage signal line 332d, and this second end Q332b of this compensating switch Q33b ' ' and this control end Q333b electrically connect corresponding this lead 331c.
This design can solve precision offset and the etch differential part that is caused behind the processing procedure, designs identically though for example when making lead, be prone to take place adjacent cabling, because of the processing procedure factor has the situation of different thicknesses, makes adjacent resistance value that the difference up to 5 times arranged.The 3rd embodiment can be done the compensation of back system by the input direct voltage signal of the first voltage signal line 332a and the second voltage signal line 332b tertiary voltage RCA 332c and the 4th voltage signal line 332d.That is to say to have up to the effect more than the twice to the cabling compensation range of the minimum and high value of sweep trace 311, can make the equivalent resistance of each bar sweep trace 311 more close.
The circuit structure of the utility model the 4th embodiment liquid crystal panel is identical with first embodiment, then will not give unnecessary details at this.Please consult Fig. 1 and Fig. 3 again, can know that by prior art the outermost sweep trace 92 and sweep trace 92 length of central authorities differ greatly, can learn that therefore the sweep trace 92a in the outside and the sweep trace 92b of central authorities exist maximum and minimum resistance respectively.The utility model the 4th embodiment is described for ease, for example the resistance value of sweep trace 111 is reduced to outermost sweep trace 111 and has first resistance value that the sweep trace of central authorities has one second resistance value, and first resistance value is greater than second resistance value.
As shown in Figure 7, be a compensating switch Q13, this compensating switch Q13 is a thin film transistor (TFT), this compensating switch Q13 comprises a substrate 410, a control end Q133, an insulation course 420, semi-conductor layer 430, one first end Q131 and one second end Q132.The first end Q131, the second end Q132 and control end Q133 are constituted by conductive metal.
When forming this compensating switch Q13; The first end Q131 of this compensating switch of may command Q13 is to the distance L of the semiconductor layer 430 between the second end Q132; And first end Q131 and the second end Q132 and the width W that semiconductor layer 430 contacts, make compensating switch Q13 that different resistance values arranged when conducting.
The utility model the 4th embodiment is described for ease, and those compensating switches Q13 that the resistance value during with compensating switch Q13 conducting is reduced to outermost and central authorities has one the 3rd resistance value and one the 4th resistance value respectively, and the 3rd resistance value is greater than the 4th resistance value.
When forming compensating switch Q13, have this lead 131 that this compensating switch Q13 of the 4th resistance value electrically connected and have sweep trace 111 electric connections of first resistance value, to form the parallelly connected of the 4th resistance value and first resistance value with this; And this lead 131 of being electrically connected of this compensating switch Q13 with the 3rd resistance value and this sweep trace 111 with second resistance value electrically connect, to form the parallelly connected of the 3rd resistance value and second resistance value.
In the scanning process, has this compensating switch Q13 that these sweep trace 111 parallel connections of first resistance value have the 4th resistance value; Has this compensating switch Q13 that these sweep trace 111 parallel connections of this second resistance value have the 3rd resistance value.The equivalent resistance of each bar sweep trace 111 is reached unanimity.
Because the compensating switch of the utility model is a thin film transistor (TFT),, let unidirectional feed-through assembly can be considered an impedance by the characteristic of thin film transistor (TFT).Thin film transistor (TFT) can be considered the resistance of compensating switch when conducting parallelly connected with the resistance of one scan line; When the resistance value of switch during less than the resistance of sweep trace; Can let resistance value after the parallel connection reach to be lower than the resistance of 1/2nd sweep trace; Also just can make the equivalent resistance of each bar sweep trace more approaching or reach unanimity, and then reduce scintillation.
In sum, be that only the notebook utility model is embodiment or the embodiment that presents the technological means that adopted of dealing with problems, be not the scope that is used for limiting the utility model patent working.Be allly to conform to, or change and modify, be all the utility model claim and contain according to the equalization that the utility model claim is done with the utility model patent claim context.
Claims (10)
1. a liquid crystal panel is characterized in that, comprising:
One gate drive circuit chip;
The multi-strip scanning line;
Many data lines are with many mutual arranged perpendicular of this sweep trace;
A plurality of picture element switches, each this picture element switch bit is in adjacent two these sweep traces and adjacent two zones that this data line surrounded; And
One compensating circuit comprises:
Many leads, an end of each this lead electrically connects corresponding this sweep trace, and the other end of each this lead electrically connects this gate drive circuit chip;
A plurality of compensating switches, each this compensating switch comprises one first end, one second end and a control end, this of this compensating switch second end and this control end electrically connect corresponding this lead, and each this compensating switch has the characteristic of resistance when conducting; And
One voltage signal line electrically connects this first end of each corresponding this compensating switch.
2. liquid crystal panel as claimed in claim 1 is characterized in that, wherein said voltage signal line electrically connects this gate drive circuit chip, and this gate drive circuit chip is exported a direct current voltage signal and given this voltage signal line.
3. liquid crystal panel as claimed in claim 1; It is characterized in that; Wherein said compensating switch more comprises semi-conductor layer; Control the distance of this first end of each this compensating switch to this semiconductor layer between this second end, and this first end and the width that second end contacts with semiconductive layer, the resistance value of this compensating switch when conducting controlled.
4. liquid crystal panel as claimed in claim 1 is characterized in that, wherein said compensating switch carries out the action of conducting according to the scanning signal of this gate drive circuit chip.
5. liquid crystal panel as claimed in claim 1 is characterized in that, wherein this compensating switch is a thin film transistor (TFT).
6. liquid crystal panel as claimed in claim 1; It is characterized in that; The resistance value that is appeared during this compensating switch conducting is equal to or less than the resistance value of this sweep trace, with so that the resistance of this sweep trace of the resistance of this compensating switch parallel connection, to reach the resistance that is lower than 1/2nd sweep trace.
7. liquid crystal panel as claimed in claim 1; It is characterized in that; Wherein this compensating circuit comprises that one first compensating circuit is arranged on the left side of this liquid crystal panel, and one second compensating circuit is arranged on the right side of this liquid crystal panel, every adjacent two these sweep traces; Wherein this sweep trace electrically connects this first compensating circuit in this liquid crystal panel left side, and another this sweep trace electrically connects this second compensating circuit on this liquid crystal panel right side.
8. liquid crystal panel as claimed in claim 7 is characterized in that, this first compensating circuit and this second compensating circuit comprise:
Many leads, an end of each this lead electrically connects corresponding this sweep trace, and the other end of each this lead electrically connects a gate drive circuit chip;
A plurality of compensating switches, each this compensating switch comprises one first end, one second end and a control end, this of this compensating switch second end and this control end electrically connect corresponding this lead, and each this compensating switch has the characteristic of resistance when conducting; And
One voltage signal line electrically connects this first end of each corresponding this compensating switch.
9. liquid crystal panel as claimed in claim 7 is characterized in that, wherein this first compensating circuit and this second compensating circuit comprise respectively:
Many leads; One end of each this lead electrically connects corresponding this sweep trace; The other end of each this lead electrically connects a gate drive circuit chip; Every adjacent two these leads, wherein this lead is formed with same material and by same processing procedure with this sweep trace, and another this lead is formed with same material and by same processing procedure with this data line;
One first voltage signal line and one second voltage signal line are parallel to each other, this first voltage signal line and this second voltage signal line and this lead arranged perpendicular; And
A plurality of compensating switches; Each this compensating switch comprises one first end; One second end and a control end; This of this compensating switch second end and this control end electrically connect corresponding this lead, and this first end of every adjacent two these one of them these compensating switches of compensating switch electrically connects this first voltage signal line, and this of another this compensating switch first end electrically connects this second voltage signal line.
10. liquid crystal panel as claimed in claim 1; It is characterized in that; Wherein outermost this sweep trace has one first resistance value, and this sweep trace of central authorities has one second resistance value, and this first resistance value is greater than this second resistance value; Those compensating switches of outermost and central authorities have one the 3rd resistance value and one the 4th resistance value respectively; And the 3rd resistance value is greater than the 4th resistance value, and this sweep trace with this first resistance electrically connects has this compensating switch of the 4th resistance value, and this sweep trace with this second resistance electrically connects this compensating switch with the 3rd resistance value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201220170045XU CN202512329U (en) | 2012-04-20 | 2012-04-20 | Liquid crystal display (LCD) panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201220170045XU CN202512329U (en) | 2012-04-20 | 2012-04-20 | Liquid crystal display (LCD) panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202512329U true CN202512329U (en) | 2012-10-31 |
Family
ID=47064801
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201220170045XU Expired - Fee Related CN202512329U (en) | 2012-04-20 | 2012-04-20 | Liquid crystal display (LCD) panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202512329U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103714778A (en) * | 2013-12-16 | 2014-04-09 | 京东方科技集团股份有限公司 | Pixel circuit, pixel circuit driving method and display device |
| CN104036724A (en) * | 2014-05-26 | 2014-09-10 | 京东方科技集团股份有限公司 | Pixel circuit, pixel circuit driving method and display device |
| CN104123912A (en) * | 2014-07-03 | 2014-10-29 | 京东方科技集团股份有限公司 | Pixel circuit and driving method thereof, and display device |
-
2012
- 2012-04-20 CN CN201220170045XU patent/CN202512329U/en not_active Expired - Fee Related
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103714778A (en) * | 2013-12-16 | 2014-04-09 | 京东方科技集团股份有限公司 | Pixel circuit, pixel circuit driving method and display device |
| CN103714778B (en) * | 2013-12-16 | 2016-06-08 | 京东方科技集团股份有限公司 | Image element circuit, the driving method of image element circuit and display device |
| CN104036724A (en) * | 2014-05-26 | 2014-09-10 | 京东方科技集团股份有限公司 | Pixel circuit, pixel circuit driving method and display device |
| CN104036724B (en) * | 2014-05-26 | 2016-11-02 | 京东方科技集团股份有限公司 | Image element circuit, the driving method of image element circuit and display device |
| US9886906B2 (en) | 2014-05-26 | 2018-02-06 | Boe Technology Group Co., Ltd. | Pixel circuit, pixel circuit driving method and display device |
| CN104123912A (en) * | 2014-07-03 | 2014-10-29 | 京东方科技集团股份有限公司 | Pixel circuit and driving method thereof, and display device |
| US10204555B2 (en) | 2014-07-03 | 2019-02-12 | Boe Technology Group Co., Ltd. | Pixel circuit and driving method thereof, and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108182921B (en) | Array substrate, display panel and display device | |
| CN108445686B (en) | Array substrate, display panel and display device | |
| US9939941B2 (en) | Touch panel, manufacturing method thereof and touch display device | |
| CN102402957B (en) | LCD (liquid crystal display) data driven IC (integrated circuit) output compensation circuit and compensation method | |
| CN112201165B (en) | Display device and electronic apparatus | |
| US20170123506A1 (en) | Flexible array substrate, display panel having the same, keyboard assembly, and electronic device thereof | |
| US10539819B2 (en) | Touch panel and manufacturing method therefor, display apparatus | |
| CN111624827B (en) | Array substrate, display panel and display device | |
| CN103366666B (en) | Display driving framework and signal transmission method thereof, display device and manufacturing method thereof | |
| WO2021031280A1 (en) | Gate driver on array-type display panel | |
| CN109637477A (en) | Display panel and display device | |
| US10317739B2 (en) | Array substrate, manufacturing method thereof, display panel and display apparatus | |
| US9817290B2 (en) | TFT substrate and display device | |
| CN114464661A (en) | Display device | |
| CN107104113A (en) | Array base palte and its driving method, display device | |
| CN108831302A (en) | Display panel and display device | |
| CN108469706B (en) | Display panel | |
| CN202512329U (en) | Liquid crystal display (LCD) panel | |
| CN105469731A (en) | Array substrate, electric aging method, display device, and production method thereof | |
| CN108807488A (en) | Display panel and display device | |
| CN210142246U (en) | Drive circuit and display device | |
| CN104485081A (en) | Touch display panel, array substrate and scanning line driving method thereof | |
| CN107300794A (en) | Liquid crystal display panel drive circuit and liquid crystal display panel | |
| CN101178525A (en) | LCD device array substrates | |
| CN208141792U (en) | Shift register cell, circuit structure, driving circuit and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121031 Termination date: 20170420 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |