CN202423295U - Integrated circuit chip - Google Patents
Integrated circuit chip Download PDFInfo
- Publication number
- CN202423295U CN202423295U CN2011205142265U CN201120514226U CN202423295U CN 202423295 U CN202423295 U CN 202423295U CN 2011205142265 U CN2011205142265 U CN 2011205142265U CN 201120514226 U CN201120514226 U CN 201120514226U CN 202423295 U CN202423295 U CN 202423295U
- Authority
- CN
- China
- Prior art keywords
- contact hole
- drain electrode
- rectangle
- power device
- source electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The utility model discloses an integrated circuit chip containing a power device, which belongs to the manufacturing field of semiconductors. The integrated circuit chip comprises an MOS (Metal-oxide Semiconductor) tube; the MOS tube consists of gates, as well as sources and drains distributed on two sides of the gates; contact holes are formed on the sources and the drains; and the size of the contact holes are larger than that of contact holes in standard technology. According to the utility model, the contact holes with the size larger than that of the contact holes in the standard technology are provided for the power device of the integrated circuit chip, so as to remarkably reduce parasitic resistance of the contact holes of the power device and further improve the current intensity of the power device.
Description
[technical field]
The utility model relates to field of semiconductor manufacture, particularly a kind of IC chip that comprises power device.
[background technology]
Power device is one of device comparatively common in the integrated circuit.Power device can comprise powerful NMOS pipe (NMOSFET, N type MOS memory) and PMOS pipe (PMOSFET, P type MOS memory).
Please refer to Fig. 1, it shows the domain sketch map of a kind of NMOS pipe 100 of the prior art.This NMOS pipe 100 can be through planar technique and self-registered technology preparation.This NMOS pipe 100 comprises three electrodes, is respectively source electrode (source), drain electrode (drain) and grid (gate).In the diagram domain, grid 101 is at source electrode 102 and drain between 103, is used for source electrode 102 and drain electrode were opened in 103 minutes.The layout area of said grid 101 comprises the rectangle grid of some parallel vertical bar types arranged side by side, is generally polysilicon layer.Said source electrode 102 and drain electrode 103 are generally the N of the both sides that are distributed in said grid 101
+The diffusion region is positioned at the lower floor of said grid 101 place layers, and the corresponding metal level that is connected in integrated circuit surface through contact hole 105 is with mutual conducting.Said NMOS pipe 100 also comprises by P
+The P type lining body 104 that the diffusion region forms.
In the existing conventional planar technique, contact hole is used in usually and is used in the integrated circuit that metal is connected with the diffusion region or metal is connected with polysilicon, is used in the N of metal and source, drain electrode such as the contact hole among Fig. 1 105
+The diffusion region connects, and also is used in metal and is connected with the polysilicon layer of grid.Contact hole is designed to square usually, also is that each contact hole on the chip piece all adopts the fixedly square of the length of side.When adopting the integrated circuit technology of 0.5 micron of minimum lithographic precision to prepare such as NMOS pipe shown in Figure 1; 105 of said contact holes are that the fixing length of side is 0.5 micron a square, and the length of side of this contact hole 105 all adopts the minimum contact hole width of stipulating in the manufacture craft usually.
But find in actual the use; Often need lower conducting resistance and the current density of Geng Gao in the design of power device; The dead resistance that prior art adopts standard-sized contact hole to produce is bigger, causes the current density of power device lower, can't satisfy the demand under some application scenarios.
For this reason, be necessary to provide a kind of new technical scheme to solve the problems referred to above.
[utility model content]
A purpose of the utility model is to provide a kind of IC chip that comprises power device, and it has less contact hole dead resistance and bigger current density.
In order to reach the purpose of the utility model, according to an aspect of the utility model, the utility model embodiment provides a kind of IC chip that comprises power device, and said IC chip comprises;
Metal-oxide-semiconductor, said metal-oxide-semiconductor comprise the source electrode and the drain electrode of grid and distribution and said grid both sides, are formed with contact hole, the contact hole size in the size overgauge technology of said contact hole in said source electrode and the drain electrode.
Further, an earth-free included contact hole below comprises that also the degree of depth of said well area is greater than the degree of depth of the diffusion region of said source electrode and drain electrode corresponding to the well area of the diffusion region type of said source electrode and drain electrode in said source electrode and the drain electrode.
Further, the contact hole of said source electrode and drain electrode is the rectangle contact hole, and the limit of said rectangle contact hole is parallel with the limit of said grid.
Further, said metal-oxide-semiconductor also comprises the lining body, is formed with contact hole on the said lining body, the contact hole size in the size overgauge technology of the contact hole of said lining body.
Further, the wide minimum contact hole width that equals in the standard technology of said rectangle contact hole, the minimum contact hole width in standard technology of growing up of said rectangle contact hole.
Further, said grid comprises some parallel rectangle grids arranged side by side, and the spacing between said some the parallel rectangle grids arranged side by side equates.
Further; Said grid comprises some parallel rectangle grids arranged side by side; Spacing equals first spacing under the drain electrode between said some the parallel rectangle grids arranged side by side; Spacing equals second spacing under the source electrode between said some the parallel rectangle grids arranged side by side, and said first spacing is greater than second spacing.
Compared with prior art, the IC chip that comprises power device in the utility model has the following advantages:
Through the power device in the IC chip that comprises power device being provided the contact hole of the contact hole of size overgauge technology, make the dead resistance of the contact hole in this power device obviously reduce, thereby improved the current density of power device.
[description of drawings]
In conjunction with reference to accompanying drawing and ensuing detailed description, the utility model will be more readily understood, the structure member that wherein same Reference numeral is corresponding same, wherein:
Fig. 1 is the domain sketch map of a kind of NMOS pipe of the prior art;
Fig. 2 is the IC chip that the comprises power device domain sketch map in one embodiment in the utility model.
Fig. 3 is the IC chip that the comprises power device generalized section in one embodiment in the utility model;
Fig. 4 A is the IC chip that the comprises power device domain sketch map in another embodiment in the utility model;
Fig. 4 B is the generalized section of the IC chip that comprises power device in Fig. 4 A illustrated embodiment in the utility model;
Fig. 5 is preparation method's method flow diagram in one embodiment of the IC chip that comprises power device in the utility model.
[embodiment]
Alleged here " embodiment " or " embodiment " are meant special characteristic, structure or the characteristic that can be contained at least one implementation of the utility model.Different in this manual local " in one embodiment " that occur not are all to refer to same embodiment, neither be independent or optionally mutually exclusive with other embodiment embodiment.In addition, represent that the sequence of modules and revocable in method, flow chart or the functional block diagram of one or more embodiment refers to any particular order, also do not constitute restriction the utility model.
The emphasis and the bright spot of IC chip that comprises power device in the utility model and preparation method thereof are: the contact hole that the power device in the IC chip is provided the contact hole size in the size overgauge technology; The dead resistance that makes contact hole in this power device produce diminishes, thereby improves the current density in this power device.
For the ease of description, the power device among this paper is all described with the NMOS pipe as a specific example, for the embodiment of PMOS pipe as power device, is that those skilled in the art are prone to the part that full of beard reaches, and gives unnecessary details no longer one by one.
Please refer to Fig. 2, it shows the domain sketch map of the IC chip that comprises power device in an embodiment 200 in the utility model.The said IC chip 200 that comprises power device comprises the NMOS pipe.Said NMOS pipe comprises three electrodes, is respectively source electrode (source), drain electrode (drain) and grid (gate).In the diagram domain, grid 201 is at source electrode 202 and drain between 203, is used for source electrode 202 and drain electrode were opened in 203 minutes.The layout area of said grid 201 comprises the rectangle grid of some parallel vertical bar types arranged side by side, and this rectangle grid is generally polysilicon layer.Said source electrode 202 and drain electrode 203 are generally the N of the both sides that are distributed in said grid 201
+Diffusion layer is positioned at the lower floor of said grid 201 place layers, and the corresponding metal level that the contact hole 205 through formed thereon is connected in integrated circuit surface is with mutual conducting.Said NMOS pipe also comprises by P
+The P type lining body 204 that the diffusion region forms.
Wherein, contact hole 205 is the rectangle contact hole, the contact hole size in its size overgauge technology.The long limit of this rectangle contact hole and the limit of said grid 201 are parallel to each other.Suppose that the said IC chip 200 that comprises power device adopts the integrated circuit technology preparation of 0.5 micron of minimum lithographic precision; The minimum contact hole of its regulation is of a size of 0.5 micron; The wide of then said rectangle contact hole 205 can be 0.5 micron; And its length can be 5 microns such as its length greater than 0.5 micron; Can be 0.6 micron or 1 micron such as the wide of, said rectangle contact hole 205 again, and length can be 4 microns or the like.Certainly, the contact hole 206 for being formed on the P type lining body 204 also can adopt the rectangle contact hole.And, can still adopt the contact hole size that provides in the standard technology for other non-power device on this IC chip, such as the square contact hole that adopts 0.5 micron of 0.5 micron *.
In sum; Present embodiment provides the contact hole of the contact hole size in the size overgauge technology to the power device in the said IC chip; The dead resistance that makes contact hole in this power device produce diminishes, thereby improves the current density in this power device.Specifically; Rectangle contact hole in the present embodiment is not a square contact hole of the prior art; But be equivalent to the strip contact hole that forms after a plurality of square contact hole parallel connections; Obviously on identical chip area, greatly increase the area of contact hole, thereby reduced the dead resistance that contact hole produces.In addition, this rectangle contact hole also provides the longitudinal current path along long side direction.In the actual fabrication technology; General power device adopts the double layer of metal wiring; Electric current is provided by the ground floor metal usually longitudinally; The longitudinal current path that rectangle contact hole in the present embodiment provides is identical with ground floor metal routing direction, has been equivalent to provide another parallelly connected current path, thereby has increased the current density of power device.Because the thickness of the depth ratio ground floor metal of contact hole is big in most of technologies, so the current density that increases is appreciable.
But find according to experiment, simply adopt the large scale contact hole may cause the diffusion region of some metal piercing source electrode or drain electrode, thereby cause short circuit.Please refer to shown in Figure 3, large scale contact hole 302 possibly penetrate source electrode or the drain electrode N
+Diffusion region 304 and touching on the P type substrate 306.Can cause dissimilar N like this
+Diffusion region and the short circuit of P type substrate.For this reason, the utility model embodiment also provides more preferably embodiment.
Please combine with reference to figure 4A and Fig. 4 B, its show respectively the IC chip that comprises power device in the utility model in an embodiment 400 the domain sketch map and along the generalized section of BB direction.The said IC chip 400 that comprises power device comprises the NMOS pipe.Said NMOS pipe comprises three electrodes, is respectively source electrode (source), drain electrode (drain) and grid (gate).In the diagram domain, grid 401 is at source electrode 402 and drain between 403, is used for source electrode 402 and drain electrode were opened in 403 minutes.The layout area of said grid 401 comprises the rectangle grid of some parallel vertical bar types arranged side by side, is generally polysilicon layer.Said source electrode 402 and drain electrode 403 are generally the N of the both sides that are distributed in said grid 401
+The diffusion region is positioned at the lower floor of said grid 401 place layers, and the corresponding metal level that is connected in integrated circuit surface through contact hole 405 that is formed at said source electrode 402 tops and the contact hole 406 that is formed at said drain electrode 403 tops respectively is with mutual conducting.Said NMOS pipe also comprises by P
+The P type lining body 404 that the diffusion region forms.
Wherein, the contact hole 405 in the said source electrode 402 is the rectangle contact hole with the contact hole 406 in the said drain electrode 403, the contact hole size in its size overgauge technology.The long limit of this rectangle contact hole and the limit of said grid 201 are parallel to each other.Suppose that the IC chip 200 that comprises power device adopts the integrated circuit technology of 0.5 micron of minimum lithographic precision to prepare; The minimum contact hole of its regulation is of a size of 0.5 micron; The wide of then said rectangle contact hole 205 can be 0.5 micron; And its length can be 5 microns such as its length greater than 0.5 micron; Can be 0.6 micron or 1 micron such as the wide of, said rectangle contact hole 205 again, and length can be 4 microns or the like.Certainly, the contact hole 407 for being formed on the P type lining body 404 also can adopt the rectangle contact hole.And, can still adopt the contact hole size that provides in the standard technology for other non-power device on this IC chip, such as the square contact hole of 0.5 micron of 0.5 micron *.
Different with previous embodiment, contact hole 406 belows in the drain electrode 403 of the NMOS pipe that present embodiment provides also are formed with N trap 408.The degree of depth of this N trap 408 is greater than the degree of depth of the N+ diffusion region of drain electrode 403.Because most of power NMOS pipes, its source electrode all is a ground connection with the lining body.Therefore in these source electrodes and the directly grounded application of lining body, can directly the contact hole of source electrode with the lining tagma be designed to like the described rectangle contact hole among Fig. 4.Even penetration phenomenon as shown in Figure 3 occurred, because generally, P type substrate also is a ground connection, thus just cause two all the partial short circuit of ground connection can not cause other problem to together.But, for drain electrode 403, need usually to connect other current potentials, generally not earthing potential.In order still to adopt the rectangle contact hole and to prevent the generation of penetration phenomenon, can below rectangle contact hole 406, form a N trap 408.Because N trap 408 is deep, so the general generation penetration phenomenon as shown in Figure 2 that is difficult for.
In sum; Present embodiment provides the contact hole of the contact hole size in the size overgauge technology to the power device in the said IC chip; The dead resistance that makes contact hole in this power device produce diminishes, thereby improves the current density in this power device.And, below the included contact hole of earth-free drain electrode, also comprise N corresponding to said drain electrode
+The N well area of diffusion region, the degree of depth of said N well area is greater than the N of said drain electrode
+The degree of depth of diffusion region.Easy full of beard reaches; No matter be NMOS pipe or PMOS pipe; Only need in the source electrode of metal-oxide-semiconductor and drain electrode below the earth-free included contact hole; Formation is corresponding to the well area of the diffusion region type of said source electrode and drain electrode, and the degree of depth of said well area just can reach the purpose that this prevents that penetration phenomenon from taking place greater than the degree of depth of the diffusion region of said source electrode and drain electrode.
Need to prove; Grid shown in the previous embodiment comprises some parallel rectangle grids arranged side by side; Between between said some the parallel rectangle grids arranged side by side or include source electrode and drain electrode, usually among the embodiment, the spacing between said some the parallel rectangle grids arranged side by side equates.But under some embodiment; In order to reach electrostatic protection requirement preferably; Need bigger drain electrode spacing; That is to say, need the zone of drain electrode 403 bigger, make the contact hole 406 in the drain electrode 403 bigger to the distance (spacing promptly drains) of any conducting channel (being the grid below) than the zone of source electrode 402.At this moment; Spacings equal first space D 1 under the drain electrode 403 between some parallel rectangle grids 401 arranged side by side; Spacings equal second space D 2 under the source electrode 402 between some parallel rectangle grids 401 arranged side by side, and said first space D 1 is greater than second space D 2.
The utility model embodiment also provides a kind of preparation method who comprises the IC chip of power device simultaneously.Please refer to Fig. 5, it shows the method flow diagram of preparation method in an embodiment 500 of the IC chip that comprises power device in the utility model.The said preparation method 500 who comprises the IC chip of power device comprises;
Step 502 provides semi-conductive substrate, the source electrode and the drain electrode that on said Semiconductor substrate, form grid and be distributed in said grid both sides;
This IC chip that comprises power device can adopt planar technique and self-registered technology preparation.At first semi-conductive substrate can be provided, on said Semiconductor substrate, pass through source electrode and the drain electrode that steps such as photoetching, the injection of burn into ion form grid and distribution and said grid both sides then.Is example with the NMOS pipe as power device, and said grid can be the rectangle grid of some parallel distributions arranged side by side.Between between the adjacent rectangle grid or be formed with source region and drain region.Certainly, in various embodiment, said grid also can be other shape
In order to prevent the generation of penetration phenomenon; When forming said source electrode with drain electrode; Can also be below an earth-free included contact hole position in the source electrode of metal-oxide-semiconductor and the drain electrode; Formation is corresponding to the well area of the diffusion region type of said source electrode and drain electrode, and the degree of depth of said well area is greater than the degree of depth of the diffusion region of said source electrode and drain electrode.Such as, below the included contact hole of the earth-free drain electrode of NMOS pipe, also form N corresponding to said drain electrode
+The N well area of diffusion region, the degree of depth of said N well area is greater than the N of said drain electrode
+The degree of depth of diffusion region.
Step 504, the contact hole of the contact hole size in said source electrode and drain electrode in the formation size overgauge technology.
Then, can in source region and drain region, form the contact hole of the contact hole size in the size overgauge technology.Such as can in source region and drain region, forming the rectangle contact hole, the wide of this rectangle contact hole can be more than or equal to the minimum contact hole width in the standard technology, the minimum contact hole width of the length of this rectangle contact hole in can overgauge technology.The long limit of this rectangle contact hole can parallel with the limit of grid.The formation of this rectangle contact hole can be adopted one or more in the modes such as growth, photoetching, filling, deposition and sputter in the standard technology.Contact hole for the lining body in the power device also can adopt the rectangle contact hole; Other device for non-power device in this IC chip can still adopt the square contact hole in the standard technology, and the length of side of this square contact hole is generally equal to the minimum contact hole width in the standard technology.
In sum; The preparation method that present embodiment provides provides the contact hole of the contact hole size in the size overgauge technology to the power device in the said IC chip; The dead resistance that makes contact hole in this power device produce diminishes, thereby improves the current density in this power device.And; Also in the source electrode of metal-oxide-semiconductor and drain electrode below the earth-free included contact hole; Formation is corresponding to the well area of the diffusion region type of said source electrode and drain electrode; The degree of depth of said well area is greater than the degree of depth of the diffusion region of said source electrode and drain electrode, to reach the purpose that prevents that penetration phenomenon from taking place.
Above-mentioned explanation has fully disclosed the embodiment of the utility model.It is pointed out that any change that the technical staff that is familiar with this field does the embodiment of the utility model does not all break away from the scope of claims of the utility model.Correspondingly, the scope of the claim of the utility model also is not limited only to said embodiment.
Claims (7)
1. IC chip that comprises power device is characterized in that it comprises:
Metal-oxide-semiconductor, said metal-oxide-semiconductor comprise the source electrode and the drain electrode of grid and distribution and said grid both sides, are formed with contact hole, the contact hole size in the size overgauge technology of said contact hole in said source electrode and the drain electrode.
2. IC chip according to claim 1; It is characterized in that; An earth-free included contact hole below in said source electrode and the drain electrode; Comprise that also the degree of depth of said well area is greater than the degree of depth of the diffusion region of said source electrode and drain electrode corresponding to the well area of the diffusion region type of said source electrode and drain electrode.
3. IC chip according to claim 1 and 2 is characterized in that, the contact hole of said source electrode and drain electrode is the rectangle contact hole, and the long limit of said rectangle contact hole is parallel with the limit of said grid.
4. IC chip according to claim 3 is characterized in that said metal-oxide-semiconductor also comprises the lining body, is formed with contact hole on the said lining body, the contact hole size in the size overgauge technology of the contact hole of said lining body.
5. IC chip according to claim 3 is characterized in that, the wide minimum contact hole width that is equal to or greater than in the standard technology of said rectangle contact hole, the minimum contact hole width in standard technology of growing up of said rectangle contact hole.
6. IC chip according to claim 3 is characterized in that, said grid comprises some parallel rectangle grids arranged side by side, and the spacing between said some the parallel rectangle grids arranged side by side equates.
7. IC chip according to claim 3; It is characterized in that; Said grid comprises some parallel rectangle grids arranged side by side; Spacing equals first spacing under the drain electrode between said some the parallel rectangle grids arranged side by side, and spacing equals second spacing under the source electrode between said some the parallel rectangle grids arranged side by side, and said first spacing is greater than second spacing.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011205142265U CN202423295U (en) | 2011-12-09 | 2011-12-09 | Integrated circuit chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011205142265U CN202423295U (en) | 2011-12-09 | 2011-12-09 | Integrated circuit chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202423295U true CN202423295U (en) | 2012-09-05 |
Family
ID=46748027
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011205142265U Expired - Fee Related CN202423295U (en) | 2011-12-09 | 2011-12-09 | Integrated circuit chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202423295U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102446961A (en) * | 2011-12-09 | 2012-05-09 | 无锡中星微电子有限公司 | Semiconductor device containing power device and preparation method thereof |
-
2011
- 2011-12-09 CN CN2011205142265U patent/CN202423295U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102446961A (en) * | 2011-12-09 | 2012-05-09 | 无锡中星微电子有限公司 | Semiconductor device containing power device and preparation method thereof |
| CN102446961B (en) * | 2011-12-09 | 2014-05-28 | 无锡中星微电子有限公司 | Semiconductor device containing power device and preparation method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11362088B2 (en) | Semiconductor integrated circuit device having a standard cell which includes a fin and a dummy transistor | |
| US20200273850A1 (en) | Semiconductor device having a first cell row and a second cell row | |
| TWI695470B (en) | Semiconductor device having buried power rail and method of manufacturing the same | |
| US8680614B2 (en) | Split trench-gate MOSFET with integrated Schottky diode | |
| TW201913888A (en) | Semiconductor layout of fin field effect transistor (FINFET) technology | |
| CN104752511B (en) | Field-effect semiconductor device and its manufacture | |
| US20120313164A1 (en) | Semiconductor devices | |
| US10157910B2 (en) | Circuits and structures including tap cells and fabrication methods thereof | |
| CN103151268B (en) | A kind of vertical bilateral diffusion field-effect pipe and manufacturing process thereof | |
| DE102013107379A1 (en) | Integrated semiconductor device and bridge circuit with the integrated semiconductor device | |
| US20140110787A1 (en) | Layout Schemes for Cascade MOS Transistors | |
| CN109979823A (en) | A kind of shield grid power device and manufacturing method | |
| TW201351600A (en) | Software and method for via spacing in a semiconductor device | |
| JP2011009387A (en) | Semiconductor device, method of manufacturing the same, and dc-dc converter using the same | |
| CN103779414B (en) | The manufacturing method of semiconductor device and semiconductor device | |
| CN202423295U (en) | Integrated circuit chip | |
| CN113808949A (en) | Manufacturing method of shielded gate trench MOSFET | |
| CN103730493A (en) | Structure of semiconductor power device | |
| CN102446961B (en) | Semiconductor device containing power device and preparation method thereof | |
| US20140346606A1 (en) | Gate rounding for reduced transistor leakage current | |
| CN207217541U (en) | Mos transistor | |
| CN101378081A (en) | LCD driver IC and method for manufacturing the same | |
| CN103872111A (en) | IGBT and manufacturing method thereof | |
| CN105336736A (en) | Bcd device and manufacturing method thereof | |
| KR101790818B1 (en) | Semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120905 Termination date: 20141209 |
|
| EXPY | Termination of patent right or utility model |