CN202261345U - Ethernet switch chip port loopback detection device - Google Patents
Ethernet switch chip port loopback detection device Download PDFInfo
- Publication number
- CN202261345U CN202261345U CN2011203511161U CN201120351116U CN202261345U CN 202261345 U CN202261345 U CN 202261345U CN 2011203511161 U CN2011203511161 U CN 2011203511161U CN 201120351116 U CN201120351116 U CN 201120351116U CN 202261345 U CN202261345 U CN 202261345U
- Authority
- CN
- China
- Prior art keywords
- port
- loopback
- switch chip
- frame
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
The utility model provides an Ethernet switch chip port loopback detection device, and belongs to the technical field of data communication. The problem that due to misconnected external cables or other reasons, communication failure is caused when an Ethernet switch chip port is looped back is solved. The technical scheme is that: a loopback detection circuit is designed outside the switch chip; one interface of a control circuit is connected to a management interface of the switch chip, and the other interface of the control circuit is connected to a communication port of the switch chip; and the loopback detection circuit transmits a data frame with specified contents to the communication port at fixed time; meanwhile, the frame contents are received and analyzed at the port, and when the transmitted frame with the specified contents is received, the switch chip port loopback is determined, a loopback path is analyzed according to the frame contents by utilizing switch configuration, and an inevitable circuit for switch chip loopback is closed. Because related ports subjected to loopback can be judged, the communication failure is avoided.
Description
Technical field
The utility model relates to the data communication technology field, is to judge whether each port of chips of Ethernet exchange loopback takes place, and solves a kind of method that causes communication failure owing to the exchanger chip port loopback.
Background technology
Along with networks development, and Ethernet switch (hereinafter to be referred as: switch) application is very general.Switch not only is applied in office, family lan, and the broadband access of Ethernet form also becomes one of internet broadband access economic way.
Switch is to be made up of exchanger chip (or exchanger chip group) and accessory circuit, and there is detailed circuit data in each chip manufacturer.Under the port normal use situation of exchanger chip loopback can not take place, but external cable wrong or other special reasons, in case port generation loopback will cause extremely serious consequence probably.Loopback occurs in following three kinds of situation:
1, between two ports of exchanger chip oneself loopback takes place.With reference to figure 1; The change planes PO mouth of chip (2) of 5 oral sexes has been communicated with by netting twine (1) with the P1 mouth; If exchanger chip port (2) does not have automatic reverse rotation function; Netting twine (1) just can form path when being cross spider, if exchanger chip port has automatic turn over function, netting twine (1) is that parallel lines or cross spider all can successful connections.
2, between two above chips of Ethernet exchange loopback takes place, see Fig. 2: the P0 mouth of exchanger chip (2) and P2 mouth have been connected respectively to the P0 mouth and the P2 mouth of switch (3).
3, loopback to taking place in the own TX line of switch port pair and RX line.See Fig. 3: the TX+TX-line pair of supposing the P0 port and own RX+RX-line are to linking to each other.The data that P0 mouth oneself sends will oneself be received, influence the switch operate as normal.If be a broadcast frame, this frame will be forwarded to other port, if loopback has also taken place other port (for example P1), then this frame can be forwarded to P0 once more by P1.If circulation goes down just to cause the exchanger chip can't operate as normal always.
4, when the exchanger chip special applications, when perhaps utilizing the exchanger chip design to derive application product, for example exchanger chip port directly or indirectly is connected with " 4 lines change 2 line circuits ", also loopback possibly take place.The port (Media Connection Pins) that Fig. 4 has enumerated exchanger chip (2) directly or indirectly is connected with two kinds of forms of " 4 lines change 2 line circuits ".When the impedance matching of " 4 lines change 2 line circuits " (4); P0 port TX line can be from the RX line to not sending back to the P0 mouth after the signal that sends out is got into 4 lines and changes 2 line circuits (4); Or the signal that reflects very a little less than, Frame that can not cause the P0 mouth to receive oneself to send or online signal.But when 2 line system ports (6) took place unsettled or certain reason circuit impedance does not match, the RX line was stronger to the signal that sends back to the P0 mouth, the Frame or the online signal that can cause the P0 mouth to receive oneself to send, and this has just caused the actual from loopback of P0 mouth.
The utility model content
In the utility model content part, introduced the notion of a series of reduced forms, this will further explain in the embodiment part.The utility model content part of the utility model does not also mean that key feature and the essential features that will attempt to limit technical scheme required for protection, does not more mean that the protection range of attempting to confirm technical scheme required for protection.
The utility model provides a kind of chips of Ethernet exchange loop back detection device; It is characterized in that; Loopback detection circuit of exchanger chip external Design; An interface of control circuit is connected to the management interface PHY Serial Management Interface of exchanger chip, and another interface is connected to a PORT COM of exchanger chip.
An interface of said control circuit is connected to the MII interface of a PORT COM of exchanger chip.
Regularly send the Frame of certain content to this PORT COM by the loopback detection control circuit; Receive and the analysis frame content at this port simultaneously, when receiving the frame of the certain content that oneself sends, both judged the exchanger chip ports having loopback has taken place; And utilization analyzes loop-back path to the configuration of switch with according to content frame; That closes the exchanger chip loopback must be through circuit, or sets the port vlan configuration that produces loopback, and this port is no longer exerted an influence to whole exchanger chip.
The frame format of the utility model is confirmed by the designer of product; Continue to receive and the analysis frame content by the PORT COM of loopback detection control circuit at exchanger chip; If the content frame judged result that receives is thought the Frame that oneself sends, explain that then loopback has taken place in this exchanger chip ports having.Judge the related port that loopback takes place simultaneously, that closes loop-back path must cut off loop-back path through port circuit.Also can use the method for the related port vlan state of this loopback of configuration to solve loopback; For example the loopback port is divided among the VLAN who does not influence the exchanger chip communication; This port is in fact left unused; Therefore, the utility model has been avoided because the generation of the communication failure that chips of Ethernet exchange port loopback brings.
Description of drawings
The attached drawings of the utility model is used to understand the utility model in this part as the utility model.The embodiment and the description thereof of the utility model have been shown in the accompanying drawing, have been used for explaining the principle of the utility model.In the accompanying drawings,
Fig. 1, Fig. 2, Fig. 3, Fig. 4 are the various ways of switch generation loopback.
Fig. 5 is a kind of execution mode sketch map of the utility model.
Embodiment
In the description hereinafter, provided a large amount of concrete details and the utility model has been understood more completely so that provide.Yet, it will be apparent to one skilled in the art that the utility model can need not one or more these details and be able to enforcement.In other example,, describe for technical characterictics more well known in the art for fear of obscuring with the utility model.
During software programming, there is several different methods to judge the concrete port whether this exchanger chip 9 loopback and loopback take place.First method for example: loopback detection control circuit 7 writes configuration information through the SMI mouth to exchanger chip 9, the information that the frame affix that lets other port of exchanger chip 9 transmit to the P4 mouth comes source port.To receive that any frame can identify be that which port of exchanger chip 9 sends to loopback detection control circuit 7 so.7 timed sending of loopback detection control circuit return the detection frame for switch P4 choma, and (for example destination address is 16 system FFFFFFFFFFFF; Source address is a particular address); If received the specific loopback detection frame that oneself sent in the certain hour; Just can judge is that exchanger chip 9 which port send, and then through SMI port arrangement exchanger chip, lets this port shutdown (letting this port receiving circuit close at least).So just cut off the return path of switch loopback.Solved sn wrap-around issue.Second method: write configuration information to exchanger chip 9 through the SMI port; Let P4 only with to the P0 transmit frame; But can receive the frame that any port returns; Explain then that loopback has taken place in exchanger chip 9 ports havings, return that the transtation mission circuit that can confirm the P0 mouth at least is the necessary path that produces loopback no matter whether judge by which port.Close the P0 port or close the transtation mission circuit of P0 port at least, just solved sn wrap-around issue.If do not receive the detection frame of oneself in loopback detection control circuit 7 certain hours, explain that then loopback does not take place the P0 mouth.Test other port of exchanger chip 9 successively with the method, just can find out the port that loopbacks take place for all, and close.The method of cutting off loop-back path also can be utilized the function of switch VLAN, is divided into separately among the VLAN like certain port that loopback will take place, and this port is in fact left unused.
Top software judges that loop-back path is the method that two kinds of softwares are differentiated, but is not limited to this two kinds of methods.Loopback detection can regularly be carried out.Find to close the corresponding port behind the loopback, avoid influencing the operate as normal of the exchanger chip port that does not send loopback.Behind the certain interval of time port of closing is opened detection once more temporarily, just recover operate as normal if no longer include the loopback situation.If still be that wrapped state just continues to close.
The utility model is illustrated through the foregoing description, but should be understood that, the foregoing description just is used for for example and illustrative purposes, but not is intended to the utility model is limited in the described scope of embodiments.It will be understood by those skilled in the art that in addition; The utility model is not limited to the foregoing description; Instruction according to the utility model can also be made more kinds of variants and modifications, and these variants and modifications all drop in the utility model scope required for protection.The protection range of the utility model is defined by appended claims book and equivalent scope thereof.
Claims (2)
1. chips of Ethernet exchange loop back detection device; It is characterized in that; Loopback detection circuit of exchanger chip external Design; An interface of control circuit is connected to the management interface PHY Serial Management Interface of exchanger chip, and another interface is connected to a PORT COM of exchanger chip.
2. device as claimed in claim 1 is characterized in that, an interface of said control circuit is connected to the MII interface of a PORT COM of exchanger chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011203511161U CN202261345U (en) | 2011-09-20 | 2011-09-20 | Ethernet switch chip port loopback detection device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011203511161U CN202261345U (en) | 2011-09-20 | 2011-09-20 | Ethernet switch chip port loopback detection device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN202261345U true CN202261345U (en) | 2012-05-30 |
Family
ID=46122524
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2011203511161U Expired - Fee Related CN202261345U (en) | 2011-09-20 | 2011-09-20 | Ethernet switch chip port loopback detection device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN202261345U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103139012A (en) * | 2012-12-03 | 2013-06-05 | 深圳市共进电子股份有限公司 | Ethernet port test method and network devices |
-
2011
- 2011-09-20 CN CN2011203511161U patent/CN202261345U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103139012A (en) * | 2012-12-03 | 2013-06-05 | 深圳市共进电子股份有限公司 | Ethernet port test method and network devices |
CN103139012B (en) * | 2012-12-03 | 2016-06-08 | 深圳市共进电子股份有限公司 | A kind of Ethernet interface method of testing and the network equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101582809A (en) | Loop-back detecting and inhibiting method of Ethernet exchanger chip port | |
US5590116A (en) | Multiport analyzing, time stamp synchronizing and parallel communicating | |
CN102647320B (en) | Integrated circuit suitable for high-speed 1553 bus protocol control | |
US9634863B2 (en) | Systems and methods for supporting two different protocols on a same physical connection | |
EP2206293B1 (en) | System and method for signal failure detection in a ring bus system | |
US20100177644A1 (en) | Intelligent fast switch-over network tap system and methods | |
CN102437550B (en) | Microcomputer relay protection device based on serial bus technology | |
CA2159301A1 (en) | Multiport analyzing with time stamp synchronizing | |
US20120219005A1 (en) | Aggregating communication channels | |
KR20060034245A (en) | Propagation of signals between devices for triggering capture of network data | |
US9807036B2 (en) | Apparatus and method for encoding MDIO into SGMII transmissions | |
CN102318267A (en) | Data communication method, communication equipment and communication system | |
GB2355373A (en) | Network device with automatic detection of duplex mismatch | |
EP0726664A2 (en) | Multiport analyzing time stamp synchronizing and parallel communicating | |
GB2383508A (en) | Cascade control system using loopback for network units | |
US7764695B2 (en) | Arm and rollback in a multi-chassis system | |
CN202261345U (en) | Ethernet switch chip port loopback detection device | |
CN202906941U (en) | Ethernet switch chip port loopback detection device | |
CN202373965U (en) | Microcomputer relay protection device based on serial bus technology | |
CN201210685Y (en) | Looped detection apparatus for Ethernet switch chip port | |
CN102882707B (en) | The method and apparatus that a kind of Ethernet link storm detects and suppresses | |
CN104184843A (en) | Data forwarding apparatus and method | |
CN110188054A (en) | 1553 bus network products | |
CN101478448A (en) | Control method and apparatus for Ethernet switching equipment | |
Gaidhane et al. | FPGA implementation of serial peripheral interface of flexray controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120530 Termination date: 20170920 |