CN202189493U - 89S51 ISP singlechip modularized experiment development platform - Google Patents

89S51 ISP singlechip modularized experiment development platform Download PDF

Info

Publication number
CN202189493U
CN202189493U CN2011201400003U CN201120140000U CN202189493U CN 202189493 U CN202189493 U CN 202189493U CN 2011201400003 U CN2011201400003 U CN 2011201400003U CN 201120140000 U CN201120140000 U CN 201120140000U CN 202189493 U CN202189493 U CN 202189493U
Authority
CN
China
Prior art keywords
light emitting
emitting diode
wire
pin
wire jumper
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011201400003U
Other languages
Chinese (zh)
Inventor
胡建人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Dianzi University
Original Assignee
Hangzhou Dianzi University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Dianzi University filed Critical Hangzhou Dianzi University
Priority to CN2011201400003U priority Critical patent/CN202189493U/en
Application granted granted Critical
Publication of CN202189493U publication Critical patent/CN202189493U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Instructional Devices (AREA)

Abstract

The utility model relates to an 89S51 ISP singlechip modularized experiment development platform. The conventional singlechip teaching aid is high in cost, and is not suitable for a main trend development mode. Each pin of I/O interfaces including P0.0-P0.7, P1.0-P1.7, P2.0-P2.7 and P3.0-P3.7 of an 80S51 singlechip corresponding to an IC locking socket S3 is respectively connected with one end of a two-wire jumper wire slot and the negative pole of a diode; the other end of the two-wire jumper wire slot is grounded; the positive pole of the diode is connected with one end of a current limiting resistor; and the other end of the current limiting resistor is connected with a power supply. In the scheme provided by the utility model, a basic singlechip circuit structure is provided, and combination of hardware can be changed through inserting different modules and adopting different wire jumper schemes, so that a simplest singlechip system can be transformed to a complex singlechip system.

Description

A kind of 89S51 ISP one-chip machine modular experiment and development platform
Technical field
The utility model belongs to field of computer technology, relates to a kind of 89S51 ISP one-chip machine modular experiment and development platform of downloading line based on the third party.
Background technology
The every field that single-chip microcomputer has been deep into life, household electrical appliance and has controlled automatically.Domestic 8 at present popular single-chip microcomputers as 8051, AVR, each Series chip of PIC.Exploitation for ease and study single-chip microcomputer design, have produced all kinds of microcomputer development devices, all kinds of instruments used for education both at home and abroad, and they are used with knowledge for universal single-chip microcomputer and have made contribution; But each manufacturer's product structure, layout difference; The software design style is different, and too much set of hardware has 1. increased the complexity of instrument on the single chip computer teaching instrument; Make the single chip computer teaching appearance directly perceived inadequately, difficulty is used in study; 2. reduced student's learning efficiency; 3. more serious is that the method for application of single chip computer teaching instrument and the development tool of social popularity disconnect, and have greatly increased learner's cost of professional skill migration at work, have improved and have gone into gate threshold, have hindered popularizing of technology; 4. cause the cost of single chip computer teaching appearance too high, be difficult to spread to one of numerous students' staff.
In-system programming ISP (In-System Programming); Blank device on the finger circuit board can be programmed and write final user's code; And need from circuit board, not plug device repeatedly; The device of having programmed also can directly be wiped or programming again with the ISP mode, and it has represented the technological development direction of single-chip microcomputer.ISP development technique relatively in the past is simpler, and the inner storer of single-chip microcomputer can be rewritten through serial ports by the software of host computer.Single-chip microcomputer is inner through the SPI interface, in the data and write store that the reception host computer transmits.Even directly be welded on chip on the circuit board; As long as on circuit board, reserve interface with host computer; Just can realize the rewriting of singlechip chip internal storage easily, take off the classic method that chip is put into programming program on the special-purpose programmable device again and need not adopt.
The advantage of ISP technology is not need programmable device just can carry out microcomputer development; Singlechip chip can be welded direct on the circuit board; Debugging finishes promptly to become finished product; Owing to the inconvenience of inserting the taking-up chip continually with to chip and circuit board infringement, single-chip microcomputer directly is welded on the generation that has reduced loose contact on the circuit board when having removed debugging from.Present SCM ISP download technology is popularized, and it is with low cost that ISP downloads line, makes simply the Jia Ge $8.00/ bar that minimum download gauze is purchased, the middle-grade preferably download Xian of quality $20.00~30.00/.The ISP download technology is easy to use, is widely used, and hardware price is cheap, connects simple.Download line like a kind of ISP commonly used, one links to each other with computer parallel port, and the ISP mouth with downloading line 10PIN or 6PIN plug insertion Target Board powers on to Target Board then.Open the ISP downloaded software, port is selected LPT1, and select target singlechip chip model can operation such as wipe, read to target microcontroller through PC, perhaps the HEX file is write the program storage (Flash ROM) of single-chip microcomputer.EEPROM operation to single-chip microcomputer is similar with the HEX file operation.At present, the ISP download technology uses on multiple singlechip chip, with the connected mode of host computers such as PC parallel port, RS232 serial ports, USB is arranged, etc.Downloading line also has multiple standards, and as through SPI, JTAG waits interface.
Carry out man-machine interaction through PC and demonstration thereof, directly emulation, assemble software, in operations such as the enterprising line program modification of circuit board, downloads, this debugging and upgrading to SCM program is all very convenient.The circuit that ISP downloads line is very simple, is fit to do it yourself make.AVR, 89S51 single-chip microcomputer can be downloaded line by a general ISP, in general performance history, can utilize third party's freeware, simply download the lineman and do.The traditional mode of production flow process must be carried out pre-programmed to chip earlier, and through programmable device program is write singlechip chip, and technology is loaded down with trivial details, specialized equipment is expensive, and then installs on the pcb board; The programming mode of downloading line has changed traditional mode in the past, has become the development mode of main flow.
Existing microcomputer development, instruments used for education damage core devices---the singlechip chip of microcomputer development device, single chip computer teaching instrument easily based on manual operation; So the I/O mouth periphery of single-chip microcomputer all adds the impact damper or the peripheral chip of 74 series, the protection singlechip chip; In the learning process, the repeated multiple times debugged program, all error feedback, result's indication show through the display module of developing engine or learning machine.The existence of these components and parts and parts has caused total system complicated; Various similar different separately software and hardware configuration and the interfaces of microcomputer development device, instruments used for education; Can form corresponding use habit; These use habits many with work in developing instrument not close, it is too high to make that the learner learns-form the cost of practical technical ability-adaptations work, the mortality height that the learner is potential.
The PC software practicality and the adaptability of IT industry are increasingly high, utilize the PC software emulation, can realize many hardware capabilitys.As, can freely obtain AT89S ISP software from Atmel company's site.In recent years, the retail price retail price $3 of some singlechip chips~5/ is more or less the same with the retail price of 74LS middle small scale integrated circuit, but the plate-making expense of pcb board and labour cost, marketing expenses accounting constantly raise.
And some peripheral hardwares show like LCD, and core circuit all adopts the scale programmable logic device design, and the devices at full hardware realization is stable and reliable for performance, good product consistency.Adopt single-chip microcomputer, DSP such as simple parallel bus mode and 51, AVR, PIC directly to be connected, signal comprises data D0~D7, address A0~A1, sheet choosing/CS, writes/WR, reads/RD; Some LCD shows and adopts serial wiring, only needs Vcc, GND, three lines of RXD, uses very simply, and the developer only need be familiar with the communications protocol of product, need not write the driver of bottom, can carry out application and development.
Summary of the invention
Technical ability after the utility model disconnects, learns to existing single chip computer teaching instrument cost height, with the main flow development mode is difficult to move to the deficiency of main flow development mode; Adopt the download line mode of main flow to combine third party's freeware, form a kind of 89S51 ISP of the utility model one-chip machine modular experiment and development platform of downloading line based on the third party.
The technical scheme that the utility model technical solution problem is taked is:
Connect an end of two-wire wire jumper groove and the negative pole of light emitting diode at IC locking socket S3 respectively corresponding to each pin of each I/O mouth P0.0~P0.7, P1.0~P1.7, P2.0~P2.7 and the P3.0~P3.7 of 80S51 single-chip microcomputer; The other end ground connection of two-wire wire jumper groove; The light emitting diode positive pole connects the other end of current-limiting resistance, a termination power of current-limiting resistance.
The end power supply of power supply indication current-limiting resistance R8, the positive pole of another termination power indication light emitting diode D8, the minus earth of power supply indication light emitting diode D8.
The end of crystal oscillator JZ connects the end of the first oscillating capacitance C2, the end of the 18 two-wire wire jumper groove J18, the other end of the 18 two-wire wire jumper groove J18 and the 18th pin of IC locking socket S3 respectively; The other end of crystal oscillator JZ connects the end of the second oscillating capacitance C3 respectively, the end of the 19 two-wire wire jumper groove J19, the other end of the 19 two-wire wire jumper groove J19 and the 19th pin of IC locking socket S3.
One end and the power supply of the termination RST capacitor C 1 of the 9th two-wire wire jumper groove J9, the other end of the 9th two-wire wire jumper groove J9 connects the other end of RST capacitor C 1 and the positive pole of isolating diode D4 respectively; The negative pole of isolating diode D4 connects the 9th pin of IC locking socket S3, the RST core of downloading line interface S2 and an end of RST resistance R 4.
The positive pole of another termination the 4th light emitting diode D5 of described the 4th current-limiting resistance R5; The negative pole of the 4th light emitting diode D5 connects the 29th pin of IC locking socket S3; The end of the 29 two-wire wire jumper groove J29; The positive pole of another termination the 5th light emitting diode D6 of the 5th current-limiting resistance R6, the negative pole of the 5th light emitting diode D6 connects the 30th pin of IC locking socket S3, the end of the 30 two-wire wire jumper groove J30; The positive pole of another termination the 6th light emitting diode D7 of the 6th current-limiting resistance R7; The negative pole of the 6th light emitting diode D7 connects the 31st pin of IC locking socket S3, the end of the 31 two-wire wire jumper groove J31, the termination power of the 4th current-limiting resistance R5, the 5th current-limiting resistance R6 and the 6th current-limiting resistance R7; The 1.5th light emitting diode D1.5 negative pole connects first K switch, 1 one ends; The 6th pin of another termination IC locking socket S3 of first K switch 1; The 1.6th light emitting diode D1.6 negative pole connects second switch K2 one end; Another termination IC locking socket S3 the 7th pin of second switch K2, the 1.7th light emitting diode D1.7 negative pole connects an end of the 3rd K switch 3, another termination IC locking socket S3 the 8th pin of the 3rd K switch 3.
The basic design of the utility model is: the software function by third party's freeware realizes exploitation or learning functionalities such as program debug, error correction, data transmission, demonstration, download on PC; Based on singlechip chip self certain I/O driving force is arranged all; Cheap, singlechip chip as the expendable device, is omitted peripheral driver, buffer circuit; Directly use single-chip processor i/o mouth line to drive peripheral circuit, and with light emitting diode as the I/O positioning indicator; The SCM peripheral hardware circuit moduleization, the two-wire wire jumper groove Jx socket of a kind of 89S51 ISP experiment and development platform through the utility model builds out different exploitations, education experiment combination thereof;
The 89S51 ISP experiment and development platform of the utility model provides basic single chip circuit structure and the indication of I/O state; Through the different module of pegging graft the wire jumper strategy different with selection; Can change hardware combinations, realize system, realize the experiment and development platform of single-chip microcomputer by the PC software and hardware from the simplest SCM system to complicacy; Be used to develop SCM system, perhaps carry out various education experiments and programming, the debugging of single-chip microcomputer and train; Can change the singlechip chip of different model easily.
The utility model is by selectable different pin numbers, different profile IC locking socket S3, a series of two-wire wire jumper groove Jx, and the state of the x I/O that outlet S1, download line interface S2, decoupling capacitor C4, power supply indication current-limiting resistance R8, power supply indication light emitting diode D8, crystal oscillator JZ, the first oscillating capacitor C2, the second oscillating capacitor C3, RST capacitor C 1, isolating diode D4, RST resistance R 4, RST K switch R, x current-limiting resistance Rx, x light emitting diode Dx constitute is indicated; ,
Download line interface S2 described herein adopts the SPI interface of 89S51 series, and each heart yearn is respectively Vcc, GND, MOSI, MISO, SCK, RST,
With the VFC module, the A/D modular converter; The LCD module, 8 sections character code modules, serial/parallel row mouthful display module ... Deng cooperation, formed a kind of 89S51 ISP pattern experiment development platform.
The basic circuit framework of the utility model is:
Except that the system overhead Vcc that forms the simplest SCM system, GND, XTAL1, XTAL2, RST; The I/O state indicating module of the pull-down circuit of the external current-limiting resistance Rx of all pins, a light emitting diode Dx composition; Represent one of them pin with the x pin; The x pin connects the end of x two-wire wire jumper groove Jx, the other end ground connection of x two-wire wire jumper groove Jx; The x pin connects x light emitting diode Dx negative pole, and x light emitting diode Dx positive pole connects the other end of x current-limiting resistance Rx, the termination Vcc of x current-limiting resistance Rx;
On behalf of the pin of Vcc, GND, XTAL1, XTAL2, RST, single-chip microcomputer formed the simplest circuit system of single-chip microcomputer, and the 6th pin of single-chip microcomputer~the 9th pin (RST, MOSI, MISO, SCK) directly links to each other with the corresponding heart yearn of downloading line interface S2 simultaneously.
The utility model is implemented convenient, downloads line and software and obtains easily, and the learner can obtain various basic software and hardware training and spread training on the pattern experiment development platform; The use habit that forms is consistent with the development tool of current popular, platform powerful, and extensibility is strong; The all I/O states of single-chip microcomputer are directly indicated through light emitting diode, but peripheral circuit all is reduced to the module that brick pattern is installed, and builds CC voluntarily; Visual pattern, the personnel that manipulate understand easily and grasp, and the required components and parts kind of development platform is few; With low cost, realize easily.
Description of drawings
Fig. 1 is the circuit diagram of the utility model.
Fig. 2 is the VFC module diagram of the utility model.
Embodiment
Below in conjunction with accompanying drawing the utility model is carried out detailed description.
The 89S51 ISP one-chip machine modular experiment and development platform practical implementation circuit diagram of a kind of 40 pins of the utility model is as shown in Figure 1.
The termination of outlet S1:
Download the Vcc core of line interface S2, the end of decoupling capacitor C4, the 40th pin of 40Pin IC locking socket S3, the end of power supply indication current-limiting resistance R8,
The end of the 0.0th current-limiting resistance R0.0, the end of the 0.1st current-limiting resistance R0.1 ..., the end of the 0.7th current-limiting resistance R0.7,
The end of the 1.0th current-limiting resistance R1.0, the end of the 1.1st current-limiting resistance R1.1 ..., the end of the 1.7th current-limiting resistance R1.7,
The end of the 2.0th current-limiting resistance R2.0, the end of the 2.1st current-limiting resistance R2.1 ..., the end of the 2.7th current-limiting resistance R2.7,
The end of the 3.0th current-limiting resistance R3.0, the end of the 3.1st current-limiting resistance R3.1 ..., the end of the 3.7th current-limiting resistance R3.7,
The end of the 9th two-wire wire jumper groove J9, an end of RST capacitor C 1, the end of the 4th current-limiting resistance R5, the end of the 5th current-limiting resistance R6, the end of the 6th current-limiting resistance R7;
The other end ground connection of outlet S1, and connect:
Download the GND core of line interface S2, the other end of decoupling capacitor C4, the 20th pin of IC locking socket S3; The end of the 20th two-wire wire jumper groove J20, the other end of the first oscillating capacitance C2, the other end of the second oscillating capacitance C3; The negative pole of the other end of RST resistance R 4 and power supply indication light emitting diode D8;
The other end of the 1st two-wire wire jumper groove J1, the other end of the 2nd two-wire wire jumper groove J2 ... The other end of the 8th two-wire wire jumper groove J8, the other end of the 10th two-wire wire jumper groove J10, the other end of the 11st two-wire wire jumper groove J11;, the other end of the 17th two-wire wire jumper groove J17, the other end of the 20th two-wire wire jumper groove J20; The other end of the 21st two-wire wire jumper groove J21 ..., up to the other end of the 39th two-wire wire jumper groove J39;
The loop relevant with system:
The positive pole of another termination power indication light emitting diode D8 of power supply indication current-limiting resistance R8, the minus earth of power supply indication light emitting diode D8;
The end of a termination first oscillating capacitance C2 of crystal oscillator JZ, the end of the 18th two-wire wire jumper groove J18, the other end of the 18th two-wire wire jumper groove J18, the 18th pin of IC locking socket S3; The end of another termination second oscillating capacitance C3 of crystal oscillator JZ, the end of the 19th two-wire wire jumper groove J19, the other end of the 19th two-wire wire jumper groove J19, the 19th pin of IC locking socket S3;
The RST branch road: the other end of another termination RST capacitor C 1 of the 9th two-wire wire jumper groove J9 and the positive pole of isolating diode D4, the negative pole of isolating diode D4 connects the 9th pin of IC locking socket S3, downloads the RST core of line interface S2 and an end of RST resistance R 4;
The positive pole of another termination the 4th light emitting diode D5 of the 4th current-limiting resistance R5, the negative pole of the 4th light emitting diode D5 connects the 29th pin of IC locking socket S3, the end of the 29th two-wire wire jumper groove J29,
The positive pole of another termination the 5th light emitting diode D6 of the 5th current-limiting resistance R6, the negative pole of the 5th light emitting diode D6 connects the 30th pin of IC locking socket S3, the end of the 30th two-wire wire jumper groove J30,
The positive pole of another termination the 6th light emitting diode D7 of the 6th current-limiting resistance R7, the negative pole of the 6th light emitting diode D7 connects the 31st pin of IC locking socket S3, the end of the 31st two-wire wire jumper groove J31;
Each loop relevant with each I/O pin of IC locking socket S3:
Another termination the 0.0th light emitting diode D0.0 of the 0.0th current-limiting resistance R0.0 is anodal; The negative pole of the 0.0th light emitting diode D0.0 connects the 39th pin of IC locking socket S3 and the end of the 39th two-wire wire jumper groove J39; Another termination the 0.7th light emitting diode D0.7 of the 0.7th current-limiting resistance R0.7 is anodal, and the negative pole of the 0.7th light emitting diode D0.7 connects the 32nd pin of IC locking socket S3 and the end of the 32nd two-wire wire jumper groove J32;
Another termination the 1.0th light emitting diode D1.0 of the 1.0th current-limiting resistance R1.0 is anodal; The negative pole of the 1.0th light emitting diode D1.0 connects the 1st pin of IC locking socket S3 and the end of the 1st two-wire wire jumper groove J1; Another termination the 1.4th light emitting diode D1.4 of the 1.4th current-limiting resistance R1.4 is anodal, and the negative pole of the 1.4th light emitting diode D1.4 connects the 5th pin of IC locking socket S3 and the end of the 5th two-wire wire jumper groove J5;
Another termination of the 1.5th current-limiting resistance R1.5 the 1.5th light emitting diode D1.5 is anodal; The 1.5th light emitting diode D1.5 negative pole connects first K switch, 1 one ends; The 6th pin of another termination IC locking socket S3 of first K switch 1 is downloaded the MOSI core of line interface S2 and the end of the 6th two-wire wire jumper groove J6
The positive pole of another termination of the 1.6th current-limiting resistance R1.6 the 1.6th light emitting diode D1.6; The 1.6th light emitting diode D1.6 negative pole connects second switch K2 one end; Another termination IC locking socket S3 the 7th pin of second switch K2 is downloaded the MISO core of line interface S2 and the end of the 7th two-wire wire jumper groove J7
Another termination of the 1.7th current-limiting resistance R1.7 the 1.7th light emitting diode D1.7 is anodal; The 1.7th light emitting diode D1.7 negative pole connects an end of the 3rd K switch 3; Another termination IC locking socket S3 the 8th pin of the 3rd K switch 3 is downloaded the SCK core of line interface S2 and the end of the 8th two-wire wire jumper groove J8;
Another termination the 2.0th light emitting diode D2.0 of the 2.0th current-limiting resistance R2.0 is anodal; The negative pole of the 2.0th light emitting diode D2.0 connects the 21st pin of IC locking socket S3 and the end of the 21st two-wire wire jumper groove J21; Another termination the 2.7th light emitting diode D2.7 of the 2.7th current-limiting resistance R2.7 is anodal, and the negative pole of the 2.7th light emitting diode D2.7 connects the 28th pin of IC locking socket S3 and the end of the 28th two-wire wire jumper groove J28;
Another termination the 3.0th light emitting diode D3.0 of the 3.0th current-limiting resistance R3.0 is anodal; The negative pole of the 3.0th light emitting diode D3.0 connects the 10th pin of IC locking socket S3 and the end of the 10th two-wire wire jumper groove J10; Another termination the 3.7th light emitting diode D3.7 of the 3.7th current-limiting resistance R3.7 is anodal, and the negative pole of the 3.7th light emitting diode D3.7 connects the 17th pin of IC locking socket S3 and the end of the 17th two-wire wire jumper groove J17;
The end of the termination RST two-wire wire jumper groove JR of RST K switch R, the other end of another termination RST two-wire wire jumper groove JR of RST K switch R, both have formed independently RST button.During use, the end of RST two-wire wire jumper groove JR is connect the end of the 9th two-wire wire jumper groove J9 through connecting line, the other end of RST two-wire wire jumper groove JR connects the other end of the 9th two-wire wire jumper groove J9 through another connecting line.
The MISO core that first K switch 1, second switch K2, the 3rd K switch 3 isolate the MOSI core of downloading line interface S2 and the 1.5th light emitting diode D1.5 respectively, download line interface S2 is with the 1.6th light emitting diode D1.6 and download the SCK core of line interface S2 and getting in touch of the 1.7th light emitting diode D1.7, the enough driving forces of assurance download line.
The main cable termination core of downloading line interface S2 is RST, MOSI, MISO, SCK, Vcc, GND, and the some vacant end cores of NC; The line end of downloading line interface S2 has several kinds of general arrangement modes, and like the arrangement of AT89S download line, the arrangement of AVR download line, the arrangement of two dragon download line of Atmel, other aligning method can be changed each other in addition.
Peripheral pin circuitry such as Fig. 2 of the VFC module of the utility model.The VFC circuit is a common circuit, and multiple VFC universal integrated circuit has been arranged, and the VFC module of on the basis of VFC integrated circuit, making, like LM331 integrated circuit and VFC module thereof.Fig. 2 VFC module is by voltage input end Vin, public ground of analog/digital GND, pulsed frequency output Fo; VFC module working power V four ends are formed; Connection-peg SP11 end is the voltage input end Vin of VFC module, and connection-peg SP12 end is public ground of analog/digital GND, and connection-peg SP13 end is pulsed frequency output Fo; Connection-peg SP14 end is VFC module working power V, V >=5V.
During use; The tested aanalogvoltage of connection-peg SP11 termination of VFC module (getting into the voltage input end Vin of VFC module); Connection-peg SP12 end (public ground of the analog/digital GND of VFC module) connects the other end (ground connection) of x two-wire wire jumper groove Jx; Connection-peg SP13 end (the pulsed frequency output Fo of VFC module) connects the end of x two-wire wire jumper groove Jx, i.e. the I/O mouth line of the x pin of IC locking socket S3, and connection-peg SP14 end (the working power V of VFC module) meets positive supply V; The method that typically connects is the Vcc that meets 5V, promptly meets the 40th two-wire wire jumper groove J40.
Other peripheral circuit modules of the utility model adopt the finished product module; Directly link to each other with the I/O of singlechip chip, as, the LCD display module; Adopt commercially available character LCD module, with the LCD module of Chinese and English character library; Its interface divides two types of parallel port and serial ports, and the parallel port comprises data D0~D7, address A0~A1, sheet choosing/CS, writes/WR, reads/RD etc., generally be no more than 20 pins; The LCD that is arranged to serial line interface shows, have as long as Vcc, GND, three lines of RXD, real and single-chip processor i/o is come into contacts with has only a RXD line, every kind of LCD module is all with instructions and interface wiring diagram, driving method and program;
The LCD display module is as adopting serial interface mode; Can realize by connecing method as follows: the 11st pin I/O P3.1 (TXD) of single-chip microcomputer is corresponding to the 11st pin of IC locking socket S3; The end of RXD termination the 11st two-wire wire jumper groove J11 of LCD display module; LCD display module Vcc termination the 40th two-wire wire jumper groove J40, the other end of GND termination the 11st two-wire wire jumper groove J11 of LCD display module; After connecting completion, load suitable MCU driving program and just can accomplish LCD demonstration task.
Other 8 sections character modules, the LED lattice module, the A/D modular converter, the transformation from serial to parallel module, the parallel serial module that changes, or the like, nearly all single-chip microcomputer books, data are all on the books, all belong to those skilled in the art's known technology, not narration one by one.
In the utility model, the reference parameter of each components and parts of circuit is following: the IC socket of IC locking socket S3-band locking handle, like 40 cores, outlet S1-coaxial socket; Download line interface S2-10 core or 6 core contact pins, K switch 1~K3-toggle switch, RST switch-pushbutton switch, two-wire wire jumper groove Jx-double contact pin or double socket connector; Decoupling capacitor C4-0.1~1 μ F, RST capacitor C 1-1~10 μ F, RST resistance R 4---4.3~10k Ω; Current-limiting resistance Rx-2.4~3.3 k Ω/1/8W, light emitting diode Dx-redness/orange-yellow light emitting diode, isolating diode-Si diode; Crystal oscillator JZ-quartz (controlled) oscillator, 1~40MHz, oscillating capacitance C2, C3-several pF; VFC module-LM331 is formed, LCD display module-like HS12864-15 series, and 8,4 bit parallel interfaces and serial line interface are optional; Other modules-directly choose, single-chip microcomputer-AT89S51, AT89S52, AT89S53, AT89S8252, AT89S8253 ...

Claims (2)

1. 89S51 ISP one-chip machine modular experiment and development platform; It is characterized in that: connect an end of two-wire wire jumper groove and the negative pole of light emitting diode respectively corresponding to each pin of each I/O mouth P0.0~P0.7, P1.0~P1.7, P2.0~P2.7 and the P3.0~P3.7 of 80S51 single-chip microcomputer at IC locking socket S3; The other end ground connection of two-wire wire jumper groove; The light emitting diode positive pole connects the other end of current-limiting resistance, a termination power of current-limiting resistance;
The end power supply of power supply indication current-limiting resistance R8, the positive pole of another termination power indication light emitting diode D8, the minus earth of power supply indication light emitting diode D8;
The end of crystal oscillator JZ connects the end of the first oscillating capacitance C2, the end of the 18 two-wire wire jumper groove J18, the other end of the 18 two-wire wire jumper groove J18 and the 18th pin of IC locking socket S3 respectively; The other end of crystal oscillator JZ connects the end of the second oscillating capacitance C3 respectively, the end of the 19 two-wire wire jumper groove J19, the other end of the 19 two-wire wire jumper groove J19 and the 19th pin of IC locking socket S3;
One end and the power supply of the termination RST capacitor C 1 of the 9th two-wire wire jumper groove J9, the other end of the 9th two-wire wire jumper groove J9 connects the other end of RST capacitor C 1 and the positive pole of isolating diode D4 respectively; The negative pole of isolating diode D4 connects the 9th pin of IC locking socket S3, the RST core of downloading line interface S2 and an end of RST resistance R 4.
2. the described a kind of 89S51 ISP one-chip machine modular experiment and development platform of claim 1; It is characterized in that: the positive pole of another termination the 4th light emitting diode D5 of the 4th current-limiting resistance R5; The negative pole of the 4th light emitting diode D5 connects the 29th pin of IC locking socket S3; The end of the 29 two-wire wire jumper groove J29
The positive pole of another termination the 5th light emitting diode D6 of the 5th current-limiting resistance R6, the negative pole of the 5th light emitting diode D6 connects the 30th pin of IC locking socket S3, the end of the 30 two-wire wire jumper groove J30,
The positive pole of another termination the 6th light emitting diode D7 of the 6th current-limiting resistance R7, the negative pole of the 6th light emitting diode D7 connects the 31st pin of IC locking socket S3, the end of the 31 two-wire wire jumper groove J31,
The termination power of the 4th current-limiting resistance R5, the 5th current-limiting resistance R6 and the 6th current-limiting resistance R7;
The 1.5th light emitting diode D1.5 negative pole connects first K switch, 1 one ends; The 6th pin of another termination IC locking socket S3 of first K switch 1; The 1.6th light emitting diode D1.6 negative pole connects second switch K2 one end; Another termination IC locking socket S3 the 7th pin of second switch K2, the 1.7th light emitting diode D1.7 negative pole connects an end of the 3rd K switch 3, another termination IC locking socket S3 the 8th pin of the 3rd K switch 3.
CN2011201400003U 2011-05-05 2011-05-05 89S51 ISP singlechip modularized experiment development platform Expired - Fee Related CN202189493U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011201400003U CN202189493U (en) 2011-05-05 2011-05-05 89S51 ISP singlechip modularized experiment development platform

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011201400003U CN202189493U (en) 2011-05-05 2011-05-05 89S51 ISP singlechip modularized experiment development platform

Publications (1)

Publication Number Publication Date
CN202189493U true CN202189493U (en) 2012-04-11

Family

ID=45920929

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011201400003U Expired - Fee Related CN202189493U (en) 2011-05-05 2011-05-05 89S51 ISP singlechip modularized experiment development platform

Country Status (1)

Country Link
CN (1) CN202189493U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016127835A1 (en) * 2015-02-11 2016-08-18 深圳配天智能技术研究院有限公司 Single chip microcomputer and online programming method therefor
CN106611534A (en) * 2017-01-11 2017-05-03 广东轻工职业技术学院 Wiring-type whole-series STC single-chip microcomputer development board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016127835A1 (en) * 2015-02-11 2016-08-18 深圳配天智能技术研究院有限公司 Single chip microcomputer and online programming method therefor
CN106611534A (en) * 2017-01-11 2017-05-03 广东轻工职业技术学院 Wiring-type whole-series STC single-chip microcomputer development board

Similar Documents

Publication Publication Date Title
CN102194354B (en) Modular singlechip experimental development platform and application method thereof
CN203520727U (en) Portable STM32 one-chip microcomputer teaching experiment instrument
CN100495479C (en) Single chip computer teaching experimental device based on on-line programmable logic device
CN103678194A (en) Device used for ISP (internet service provider) downloading of STM (scanning tunneling microscope) 32 program
CN105513472A (en) Multicore single-chip microcomputer embedded teaching experiment platform
CN202189493U (en) 89S51 ISP singlechip modularized experiment development platform
CN201069618Y (en) PLC simulation teaching device
CN208752840U (en) University student's electronic contest training platform
CN202362992U (en) Comprehensive experiment box for single chip microcomputer development
CN202171892U (en) Teaching platform for digital system design
CN110413550B (en) Chip serial port program downloading control circuit
CN200993840Y (en) USB single-chip computer simulating experimental instrument
CN103594012A (en) Practical training board for single-chip microcomputer teaching
CN101801019B (en) Analysis and test device for nodes in wireless sensor network
CN209281375U (en) A kind of gpio line programmable device
CN201837865U (en) Development board for single chip computer teaching
CN202159445U (en) Singlechip experimental board
CN202694024U (en) Intelligent simulation instrument
CN206685022U (en) A kind of 51 single-chip microcomputer comprehensive training systems
CN202049659U (en) Teaching experimental instrument for single chip microcomputers
CN202600683U (en) Freescale series microcontroller embedded system development platform
CN202584509U (en) Freescale HCS12 series one-chip microcomputer teaching experimental instrument
Korbel et al. Interesting applications of Atmel AVR microcontrollers
CN2555547Y (en) Opening mono chip processor tester
CN204516202U (en) A kind of Digital Circuit Experiment System based on programmable logic device (PLD)

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120411

Termination date: 20150505

EXPY Termination of patent right or utility model