CN110413550B - Chip serial port program downloading control circuit - Google Patents

Chip serial port program downloading control circuit Download PDF

Info

Publication number
CN110413550B
CN110413550B CN201810390795.XA CN201810390795A CN110413550B CN 110413550 B CN110413550 B CN 110413550B CN 201810390795 A CN201810390795 A CN 201810390795A CN 110413550 B CN110413550 B CN 110413550B
Authority
CN
China
Prior art keywords
chip
pin
level
control circuit
serial port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810390795.XA
Other languages
Chinese (zh)
Other versions
CN110413550A (en
Inventor
朱立伟
李金龙
宋万广
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Etechwin Electric Co Ltd
Original Assignee
Beijing Etechwin Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Etechwin Electric Co Ltd filed Critical Beijing Etechwin Electric Co Ltd
Priority to CN201810390795.XA priority Critical patent/CN110413550B/en
Publication of CN110413550A publication Critical patent/CN110413550A/en
Application granted granted Critical
Publication of CN110413550B publication Critical patent/CN110413550B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0002Serial port, e.g. RS232C

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Stored Programmes (AREA)

Abstract

The invention provides a chip serial port program downloading control circuit, which comprises: the circuit comprises a chip, a level control circuit and an external interface; a starting mode setting pin of the chip is connected to a designated pin in the external interface through a level control circuit; the start mode setting pin receives a level control signal from the designation pin, wherein the level control signal is used for controlling the start mode setting pin to be at a high level or a low level. The problem of among the prior art after packing the board into quick-witted case, when the program download adopts serial ports download mode, set up the high low level operation complicacy of this pin through the wire jumper cap on the pin is walked to realize the control of chip start mode through external operation, accomplish the online programming of serial ports, easy operation is convenient, need not open quick-witted case, has improved debugging and maintenance efficiency, has reduced the maintenance cost.

Description

Chip serial port program downloading control circuit
Technical Field
The invention relates to the technical field of electronics and information, in particular to a chip serial port program downloading control circuit.
Background
The STM32 is a 32-bit flash memory microcontroller based on an ARM Cortex-M processor core, and the STM32 integrates high performance, real-time performance, digital signal processing, low power consumption and low voltage, and simultaneously keeps the characteristics of high integration level and simple development. Meanwhile, the STM32 has the strongest product array capacity in the industry and a large number of software and hardware development tools, so that the STM32 becomes an ideal choice for various small and medium-sized projects and complete platform solutions, and is widely applied in the market.
The STM32 program downloading method has multiple methods, common modes include JTAG, SWD, USB, CAN and serial ports, compared with other downloading modes, the serial port downloading method is simple, flexible and cheap, online program updating CAN be realized by multiplexing and debugging the serial port, an equipment hardware interface is not required to be additionally added, and the method is a program downloading mode favored by most STM32 users.
When a serial port downloading program is used, the level of a BOOT0 pin of an on-board STM32 needs to be set to be high level, the level of a BOOT0 pin needs to be set to be low level after downloading is completed, and then a system can be started to execute a user program. The conventional design is that jumper caps are added on the wiring of BOOT0 pins of the in-board STM32, and the level of the BOOT0 pins is configured by manually plugging and unplugging the jumper caps to complete the serial port downloading program. The serial port downloading program has certain operability in the product development and debugging process, but once the board is installed into the case in the actual production and application process, the operability of plugging and unplugging the jumper cap is greatly reduced, and even the jumper cap is not operable. If the program is updated at this time, the single board needs to be detached from the case, and the single board is installed in the case after the updating is completed, so that the production and maintenance efficiency of the product is reduced.
Disclosure of Invention
In view of this, an embodiment of the present invention provides a chip serial port program download control circuit, so as to solve the problem in the prior art that when a serial port download mode is adopted for program download after a board is installed in a chassis, the operation of setting the high and low levels of a pin through a jumper cap on a pin trace is complicated.
Therefore, the embodiment of the invention provides the following technical scheme:
the invention provides a chip serial port program downloading control circuit, which comprises: the circuit comprises a chip, a level control circuit and an external interface; a starting mode setting pin of the chip is connected to a designated pin in the external interface through the level control circuit; and the starting mode setting pin of the chip receives a level control signal from a designated pin of the level control circuit, wherein the level control signal is used for controlling the starting mode setting pin of the chip to be at a high level or a low level.
Optionally, the level control circuit includes: a first resistor and a second resistor; the first resistor is connected between a starting mode setting pin of the chip and a designated pin of the level control circuit, one end of the second resistor is connected to the first resistor, and the other end of the second resistor is grounded.
Optionally, the level control circuit includes: the circuit comprises a third resistor, a fourth resistor, a fifth resistor, a sixth resistor and an optocoupler; the utility model discloses a chip, including level control circuit, third resistance, fourth resistance, the other end of fourth resistance is connected to the power, the other end of third resistance is connected to the negative pole of the input of opto-coupler, the positive pole of the input of opto-coupler is connected to the power, the collecting electrode of opto-coupler is connected to the power, the projecting pole of opto-coupler is connected to the one end of fifth resistance and sixth resistance, the other end ground connection of sixth resistance, the other end of fifth resistance is connected to the start mode of chip sets up the pin.
Optionally, the level control circuit includes: a seventh resistor, an eighth resistor, a ninth resistor, a tenth resistor, and a transistor; the appointed pin of the level control circuit is connected with one end of the seventh resistor and one end of the eighth resistor, the other end of the eighth resistor is connected to a power supply, the other end of the seventh resistor is connected to the base of the transistor, the emitter of the transistor is connected to the power supply, the collector of the transistor is connected to one end of the ninth resistor and one end of the tenth resistor, the other end of the tenth resistor is grounded, and the other end of the ninth resistor is connected to the starting mode setting pin of the chip.
Optionally, the method further comprises: a level conversion circuit; one end of the level conversion circuit is connected to a program downloading serial port of the chip, the other end of the level conversion circuit is connected to a pin of the external interface, and the level conversion circuit is used for realizing conversion between a logic level of the chip and an external communication protocol level.
Optionally, the level shift circuit comprises a MAX3232 circuit.
Optionally, the voltage of the power supply is 3.3V.
Optionally, the external interface comprises a DB9 interface.
Optionally, the chip comprises an STM32 chip.
Optionally, the start mode setting pin of the chip includes a BOOT0 pin, and the BOOT1 pin of the STM32 chip is grounded.
The technical scheme of the embodiment of the invention has the following advantages:
the embodiment of the invention provides a chip serial port program downloading control circuit, which comprises: the circuit comprises a chip, a level control circuit and an external interface; a starting mode setting pin of the chip is connected to a designated pin in the external interface through a level control circuit; the start mode setting pin receives a level control signal from the designation pin, wherein the level control signal is used for controlling the start mode setting pin to be at a high level or a low level. The problem of among the prior art after packing the board into quick-witted case, when the program download adopts serial ports download mode, set up the high low level operation complicacy of this pin through the wire jumper cap on the pin is walked to realize the control of chip start mode through external operation, accomplish the online programming of serial ports, easy operation is convenient, need not open quick-witted case, has improved debugging and maintenance efficiency, has reduced the maintenance cost.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and other drawings can be obtained by those skilled in the art without creative efforts.
FIG. 1 is a schematic diagram of an STM32 serial port program download circuit according to an embodiment of the present invention (1);
FIG. 2 is a schematic diagram of an STM32 serial port program download circuit according to an embodiment of the present invention (2);
FIG. 3 is a schematic diagram of an STM32 serial port program download circuit according to an embodiment of the present invention (3);
FIG. 4 is a schematic diagram of an STM32 serial port program download circuit according to an embodiment of the present invention (4).
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In this embodiment, a chip serial port program downloading control circuit is provided, as shown in fig. 1, including: chip, level control circuit and external interface. The chip can be an STM32 chip, and in this case, the chip serial port program download control circuit can be applied to online programming of hardware such as an STM32 chip. The start mode setting pin of the chip is connected to a designated pin in the external interface through the level control circuit, and under the condition that the chip is an STM32 chip, the start mode setting pin of the chip can be a BOOT0 pin, and the BOOT1 pin of the STM32 chip is grounded. The start mode setting pin of the chip receives a level control signal from a designated pin of the level control circuit, wherein the level control signal is used for controlling the start mode setting pin of the chip to be at a high level or a low level.
The external interface is a data exchange interface between the system and an external device, and may adopt a standard DB9 interface, or may adopt other types of interfaces according to practical application situations, and those skilled in the art should know that the choice of the interface type includes, but is not limited to, a DB9 interface, and other types of interfaces may also be adopted.
The BOOT0 pin of the STM32 chip is connected to a designated pin in the external interface through a BOOT0 level control circuit, in the optional embodiment, the BOOT0 pin of the STM32 chip is connected to the pin 5 in the external interface through a BOOT0 level control circuit, and the BOOT0 pin receives a level control signal from the designated pin, wherein the level control signal is used for controlling the BOOT0 pin to be at a high level or a low level. It should be noted that the BOOT0 level control circuit may have a plurality of expressions, and may be configured to transmit the level control signal, in this optional embodiment, the BOOT0 level control circuit is simply a wire, when the external interface pin 5 is controlled to be at a high level, the BOOT0 pin is at a high level, and when the external interface pin 5 is controlled to be at a low level, the BOOT0 pin is at a low level. In order to realize other functions besides transmitting the level control signal, it is needless to say that the BOOT0 level control circuit may also adopt a more complicated circuit connection manner, and it is within the protection scope of the present embodiment to adopt other circuit structures according to actual needs.
Through above-mentioned STM32 serial ports procedure download circuit, the level control to STM32 chip BOOT0 pin can be accomplished to BOOT0 level control circuit to set up STM 32's start mode, realize the control of STM32 chip start mode through outside operation, accomplish the but on-line programming of serial ports, easy operation is convenient, need not open quick-witted case, has improved debugging and maintenance efficiency, has reduced the maintenance cost.
The STM32 chip start mode has three types, and is determined by the level states of BOOT0 and BOOT1 pins during reset or power-on:
(1) when the BOOT0 is low, no matter what the pin level of the BOOT1 is, the chip is started from the built-in FLASH, which is a normal start mode after program programming.
(2) When the BOOT0 is high and the BOOT1 is low, the chip is booted from the system memory (a specific area inside the chip).
(3) When BOOT0 is high and BOOT1 is high, the chip starts up from the built-in SRAM.
The data of the SRAM is lost after power failure, so the SRAM is used less, most of the SRAM is only used during debugging, and the SRAM is started from a system memory during ISP downloading under normal conditions, namely BOOT0 is at a high level, BOOT1 is at a low level, and after the program is downloaded, the BOOT0 level is set to be low, so that the slave chip is started by a built-in FLASH.
In an optional embodiment, the serial port program download control circuit further comprises a level conversion circuit. The level shift circuit may be a MAX3232 circuit, or may be other circuits capable of performing level shift, and it is within the scope of the present embodiment to adopt other level shift circuits according to actual needs. One end of the level conversion circuit is connected to a program downloading serial port of the chip, when the chip is an STM32 chip, the program downloading serial port is a USART1 serial port, the other end of the level conversion circuit is connected to a pin of an external interface, and the level conversion circuit is used for realizing conversion between a logic level of the chip and an external communication protocol level, for example, in an optional embodiment, conversion between a TTL level of the STM32 chip and an external RS232 level can be realized.
Fig. 2 is a schematic diagram (2) of an STM32 serial port program downloading circuit according to an embodiment of the present invention, the circuit design of the STM32 serial port program downloading circuit is adapted to the functional modules in fig. 1, J1 is an external interface and can transmit program downloading data and control signals of the BOOT0 pin level of an STM32 chip, U1 is an STM32 chip, and a USART1 serial port of the chip is connected to a MAX3232 circuit. As shown in FIG. 2, one end of the MAX3232 circuit is connected to a USART1 serial port of the STM32 chip, and the other end of the MAX3232 circuit is connected to a pin of an external interface. U2 and capacitors C1-C5 together form an MAX3232 circuit, specifically, two ends of a capacitor C1 are respectively connected with a pin 4 and a pin 5 of U2, two ends of a capacitor C2 are respectively connected with a pin 2 of U2 and a power supply VCC, two ends of a capacitor C3 are respectively connected with a pin 1 and a pin 3 of U2, two ends of a capacitor C4 are respectively connected with a pin 6 of U2 and a power supply ground, two ends of a capacitor C5 are respectively connected with a pin 16 of U2 and the power supply ground, a pin 13 and a pin 14 of U2 are connected with a pin 2 and a pin 3 of an external interface, and a pin 11 and a pin 12 of U2 are connected with a pin 68 and a pin 69 of an STM32 chip USART 1. The MAX3232 circuit completes conversion of serial port data and RS232 level of the STM32 chip, programs on a computer are programmed into the STM32 chip, and the power supply voltage of the MAX3232 circuit is 3.3V.
Specifically, the BOOT0 level control circuit includes: the first resistor R1 and the second resistor R2, the first resistor R1 is connected between the BOOT0 pin and the designated pin, one end of the second resistor R2 is connected to the first resistor R1, and the other end is grounded. The working principle is as follows: when serial port programs are downloaded online, a pin 5 of the external interface J1 is connected with a high level, the pin level of the BOOT0 chip is changed into the high level, the STM32 chip is started from a system memory, an external computer can be connected to a USART1 serial port of the STM32 chip through a MAX3232 circuit at the moment, and the programs are downloaded online. When the program is downloaded online, pin 5 of the external interface J1 is floating or low level, and pin BOOT0 is low level. When the STM32 chip is powered up or reset again, the chip starts from the built-in FLASH. The BOOT0 level control circuit in the optional embodiment realizes the level control of the BOOT0 pin of the STM32 chip.
Fig. 3 is a schematic diagram (3) of an STM32 serial port program downloading circuit according to an embodiment of the present invention, where the circuit design of the STM32 serial port program downloading circuit is adapted to the functional modules in fig. 1, J1 is an external interface and can transmit program downloading data and control signals of the level of a BOOT0 pin of an STM32 chip, U1 is an STM32 chip, and a USART1 serial port of the chip is connected to a MAX3232 circuit. Since the BOOT1 pin level is already grounded and set to a low level, the start-up mode of the STM32 chip can be configured by controlling the BOOT0 pin level. As shown in fig. 3, the BOOT0 level control circuit includes: the circuit comprises a third resistor R3, a fourth resistor R4, a fifth resistor R5, a sixth resistor R6 and an optical coupler U3. The appointed pin is connected with one end of a third resistor R3 and a fourth resistor R4, the other end of the fourth resistor R4 is connected to a power supply VCC, the other end of the third resistor R3 is connected to a cathode of an input end of an optical coupler U3, an anode of an input end of the optical coupler U3 is connected to the power supply VCC, a collector of the optical coupler U3 is connected to the power supply VCC, an emitter of the optical coupler U3 is connected to one end of a fifth resistor R5 and one end of a resistor R6, the other end of the R6 is grounded, and the other end of the R5 is connected to a BOOT0 pin. The working principle is as follows: when serial port program online download, external interface J1's pin 5 level is by external ground connection, opto-coupler U3 input passes through current-limiting third resistance R3 ground connection, the opto-coupler switches on, the opto-coupler emitter level becomes the high level, chip BOOT0 pin level becomes the high level, the STM32 chip is started from system memory, accessible MAX3232 circuit connection to the USART1 serial ports of STM32 chip this moment of external computer, accomplish the online download of program. After the program is downloaded online, the external connection J1 is no longer operated from the pin 5, and the optical coupler U3 is turned off by pulling up the fourth resistor R4 to a high level. The BOOT0 pin of the STM32 chip is pulled down to the ground through the series connection of the fifth resistor R5 and the pull-down sixth resistor R6, and the BOOT0 pin is at a low level. When the STM32 chip is powered up or reset again, the chip starts from the built-in FLASH. Through the BOOT0 level control circuit in this optional embodiment not only the level of control STM32 chip BOOT0 pin, avoid outside BOOT0 control signal direct and STM32 chip pin lug connection simultaneously, prevent to cause the damage to the chip through external interface to STM32 pin electrostatic discharge, improved the reliability of product.
Fig. 4 is a schematic diagram (4) of an STM32 serial port program downloading circuit according to an embodiment of the present invention, where the circuit design of the STM32 serial port program downloading circuit is adapted to the functional modules in fig. 1, J1 is an external interface and can transmit program downloading data and control signals of the level of a BOOT0 pin of an STM32 chip, U1 is an STM32 chip, and a USART1 serial port of the chip is connected to a MAX3232 circuit. Since the BOOT1 pin level is already grounded and set to a low level, the start-up mode of the STM32 chip can be configured by controlling the BOOT0 pin level. As shown in fig. 4, the BOOT0 level control circuit includes: a seventh resistor R7, an eighth resistor R8, a ninth resistor R9, a tenth resistor R10 and a transistor Q3. The designated pin is connected with one ends of seventh resistors R7 and R8, the other end of R8 is connected to the power source VCC, the other end of the seventh resistor R7 is connected to the base of a transistor Q3, the emitter of a transistor Q3 is connected to the power source VCC, the collector of a transistor Q3 is connected to one ends of a ninth resistor R9 and a tenth resistor R10, the other end of the tenth resistor R10 is grounded, and the other end of the ninth resistor R9 is connected to the BOOT0 pin. The working principle is as follows: when the serial port program is downloaded online, the level of a pin 5 of the external interface J1 is grounded from the outside, the base of a transistor Q3 is grounded through a current-limiting seventh resistor R7, the transistor is turned on, the level of the collector of the transistor is changed into high level, the level of the pin BOOT0 of the chip is changed into high level, the STM32 chip is started from a system memory, an external computer can be connected to the USART1 serial port of the STM32 chip through an MAX3232 circuit at the moment, and the program downloading is completed online. When the program is downloaded online, the external terminal of pin 5 of the external interface J1 is no longer operated, and the transistor Q3 is turned off by pulling up the eighth resistor R8 to a high level. The BOOT0 pin of the STM32 chip is pulled down to the ground through a series connection ninth resistor R9 and a pull-down tenth resistor R10, and the BOOT0 pin is at a low level. When the STM32 chip is powered up or reset again, the chip starts from the built-in FLASH. Through the BOOT0 level control circuit in this optional embodiment not only the level of control STM32 chip BOOT0 pin, avoid outside BOOT0 control signal direct and STM32 chip pin lug connection simultaneously, prevent that electrostatic discharge from causing the damage to the chip, improved the reliability of product.
Although the embodiments of the present invention have been described in conjunction with the accompanying drawings, those skilled in the art may make various modifications and variations without departing from the spirit and scope of the invention, and such modifications and variations fall within the scope defined by the appended claims.

Claims (7)

1. A chip serial port program download control circuit, comprising: the circuit comprises a chip, a level control circuit and an external interface;
a starting mode setting pin of the chip is connected to a designated pin in the external interface through the level control circuit; the starting mode setting pin of the chip receives a level control signal from a designated pin of the level control circuit, wherein the level control signal is used for controlling the starting mode setting pin of the chip to be in a high level or a low level, and the level of the pin is set to be in the low level after the program is downloaded; the level control circuit includes: the circuit comprises a third resistor, a fourth resistor, a fifth resistor, a sixth resistor and an optocoupler; the utility model discloses a chip, including level control circuit, third resistance, fourth resistance, the other end of fourth resistance is connected to the power, the other end of third resistance is connected to the negative pole of the input of opto-coupler, the positive pole of the input of opto-coupler is connected to the power, the collecting electrode of opto-coupler is connected to the power, the projecting pole of opto-coupler is connected to the one end of fifth resistance and sixth resistance, the other end ground connection of sixth resistance, the other end of fifth resistance is connected to the start mode of chip sets up the pin.
2. The chip serial port program download control circuit according to claim 1, further comprising: a level conversion circuit; one end of the level conversion circuit is connected to a program downloading serial port of the chip, the other end of the level conversion circuit is connected to a pin of the external interface, and the level conversion circuit is used for realizing conversion between a logic level of the chip and an external communication protocol level.
3. The chip serial port program download control circuit according to claim 2, wherein the level shift circuit comprises a MAX3232 circuit.
4. The chip serial port program download control circuit according to claim 3, wherein the voltage of the power supply is 3.3V.
5. The chip serial port program download control circuit according to claim 1, wherein the external interface comprises a DB9 interface.
6. The chip serial program download control circuit according to any of the claims 1 to 5, wherein the chip comprises an STM32 chip.
7. The chip serial port program download control circuit according to claim 6, wherein the start mode setting pin of the chip comprises a BOOT0 pin, and the BOOT1 pin of the STM32 chip is grounded.
CN201810390795.XA 2018-04-27 2018-04-27 Chip serial port program downloading control circuit Active CN110413550B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810390795.XA CN110413550B (en) 2018-04-27 2018-04-27 Chip serial port program downloading control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810390795.XA CN110413550B (en) 2018-04-27 2018-04-27 Chip serial port program downloading control circuit

Publications (2)

Publication Number Publication Date
CN110413550A CN110413550A (en) 2019-11-05
CN110413550B true CN110413550B (en) 2022-02-25

Family

ID=68345831

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810390795.XA Active CN110413550B (en) 2018-04-27 2018-04-27 Chip serial port program downloading control circuit

Country Status (1)

Country Link
CN (1) CN110413550B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113760806B (en) * 2021-11-09 2022-02-15 南京沁恒微电子股份有限公司 Multi-mode virtual serial port chip, implementation method, firmware downloading system and method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20060114542A (en) * 2005-05-02 2006-11-07 삼성전자주식회사 A chip implementation method and apparatus to make high speed program down load into internal rom embedded in system in package
CN101621293A (en) * 2009-07-23 2010-01-06 中兴通讯股份有限公司 JTAG device and method for realizing JTAG data downloading through isolating circuit
CN103176419A (en) * 2013-03-14 2013-06-26 华北电力大学 DSP (digital signal processing) control board compatible with TMS320F28x series
CN104216326A (en) * 2014-09-11 2014-12-17 陕西法士特齿轮有限责任公司 Controller program downloading circuit
CN204116869U (en) * 2014-09-11 2015-01-21 陕西法士特齿轮有限责任公司 A kind of director demon download circuit
CN105630567A (en) * 2016-04-01 2016-06-01 中国重汽集团济南动力有限公司 Online debugging circuit of singlechip system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201828937U (en) * 2010-10-18 2011-05-11 杭州傅立叶科技有限公司 Integrated dual-frequency card sender
CN102156420B (en) * 2010-12-23 2012-11-07 天津职业技术师范大学 Device for accelerating downloading of data from computer to target memory of singlechip
CN202956753U (en) * 2012-11-05 2013-05-29 汕尾芯灵电子科技有限公司 Programming device and programming system of flash memory chip in embedded system
CN104409090A (en) * 2014-09-17 2015-03-11 深圳怡化电脑股份有限公司 Usb interface conversion module
CN204102123U (en) * 2014-09-18 2015-01-14 杭州电子科技大学 A kind of Multi-serial port data transmit-receive control circuit based on STM32 single-chip microcomputer
CN105224372B (en) * 2015-11-02 2018-07-27 积成电子股份有限公司 Program is run and JTAG programs download the circuit of wire jumper free
CN106708770A (en) * 2015-11-12 2017-05-24 中车大连电力牵引研发中心有限公司 Program downloading device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20060114542A (en) * 2005-05-02 2006-11-07 삼성전자주식회사 A chip implementation method and apparatus to make high speed program down load into internal rom embedded in system in package
CN101621293A (en) * 2009-07-23 2010-01-06 中兴通讯股份有限公司 JTAG device and method for realizing JTAG data downloading through isolating circuit
CN103176419A (en) * 2013-03-14 2013-06-26 华北电力大学 DSP (digital signal processing) control board compatible with TMS320F28x series
CN104216326A (en) * 2014-09-11 2014-12-17 陕西法士特齿轮有限责任公司 Controller program downloading circuit
CN204116869U (en) * 2014-09-11 2015-01-21 陕西法士特齿轮有限责任公司 A kind of director demon download circuit
CN105630567A (en) * 2016-04-01 2016-06-01 中国重汽集团济南动力有限公司 Online debugging circuit of singlechip system

Also Published As

Publication number Publication date
CN110413550A (en) 2019-11-05

Similar Documents

Publication Publication Date Title
CN107368441B (en) Configurable and power optimization integrated grid driver and Type-C SoC for USB transmission of electricity
CN105372619B (en) A kind of safety chip power failure test equipment
CN102801818A (en) Universal sensor interface acquisition system based on ZigBee technology
CN106406967A (en) STM32-based USB online upgrade method and system
CN110413550B (en) Chip serial port program downloading control circuit
CN101957802A (en) USB device with driving program
CN208873142U (en) A kind of FPGA development board
CN207557927U (en) A kind of instrument and hand-held software upgrading tool
CN201084145Y (en) USB-GPIB interface converter
CN206863526U (en) A kind of multi-function robot master control system circuit
CN109033010A (en) A kind of wireless downloading development board and wireless downloading method based on Arduino
CN210488536U (en) ISP downloads circuit based on STM32
CN204926765U (en) Automatic regulating electrical resistance's digital regulation resistance
CN203732908U (en) Universal monitor module for agriculture
CN204706031U (en) Serial peripheral equipment interface SPI bus circuit and electronic equipment
CN203644032U (en) Serial port extender circuit
CN209543335U (en) A kind of circuit of the address HRP-configured slave device I2C
CN110149745B (en) Remote upgrading and remote state detection system for light playing files
CN204028612U (en) A kind of CAN signal transmitting and receiving instrument
CN208588479U (en) A kind of temperature sensor using single bus technology
CN220325329U (en) Core circuit board with dual-power supply and protection circuit
CN213814646U (en) Intelligent human-computer interaction device based on USB
CN214376413U (en) DAP debugger
CN109739677B (en) System for testing power-off protection based on NVME protocol
CN215450162U (en) Optical module program downloading device for 5G communication

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant