CN201805600U - A LED driver primary side constant current control device - Google Patents

A LED driver primary side constant current control device Download PDF

Info

Publication number
CN201805600U
CN201805600U CN2010205509903U CN201020550990U CN201805600U CN 201805600 U CN201805600 U CN 201805600U CN 2010205509903 U CN2010205509903 U CN 2010205509903U CN 201020550990 U CN201020550990 U CN 201020550990U CN 201805600 U CN201805600 U CN 201805600U
Authority
CN
China
Prior art keywords
module
switch
output
resistor
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN2010205509903U
Other languages
Chinese (zh)
Inventor
谢小高
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Dianzi University
Original Assignee
Hangzhou Dianzi University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Dianzi University filed Critical Hangzhou Dianzi University
Priority to CN2010205509903U priority Critical patent/CN201805600U/en
Application granted granted Critical
Publication of CN201805600U publication Critical patent/CN201805600U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Rectifiers (AREA)

Abstract

本实用新型公开了一种LED驱动器原边恒流控制装置。现有的恒流控制装置易出现光耦老化问题且电路较为复杂。本实用新型中的峰值采样保持模块的输出端接副边电流模拟模块的输入端,副边电流模拟模块的输出端接平均电流环的输入端,平均电流环的输出端接比较模块的一个输入端,比较模块的另一个输入端接锯齿波产生模块的输出端,比较模块的输出端接驱动脉冲产生模块的一个输入端,驱动脉冲产生模块的另一个输入端接电感电流过零检测模块的输出端,驱动脉冲产生模块的输出端接驱动模块。本实用新型可实现高功率因数和输出恒流控制。

The utility model discloses a constant current control device for the primary side of an LED driver. The existing constant current control device is prone to the problem of optocoupler aging and the circuit is relatively complicated. The output terminal of the peak sampling and holding module in the utility model is connected to the input terminal of the secondary current simulation module, the output terminal of the secondary current simulation module is connected to the input terminal of the average current loop, and the output terminal of the average current loop is connected to an input of the comparison module terminal, the other input terminal of the comparison module is connected to the output terminal of the sawtooth wave generation module, the output terminal of the comparison module is connected to one input terminal of the drive pulse generation module, and the other input terminal of the drive pulse generation module is connected to the inductor current zero-crossing detection module The output terminal, the output terminal of the driving pulse generating module is connected to the driving module. The utility model can realize high power factor and output constant current control.

Description

一种LED驱动器原边恒流控制装置 A LED driver primary side constant current control device

技术领域technical field

本实用新型属于开关电源技术领域,涉及一种LED驱动器原边恒流控制装置。The utility model belongs to the technical field of switching power supplies and relates to a primary side constant current control device of an LED driver.

背景技术Background technique

目前大功率的LED驱动器通常需满足以下几项要求:输出恒流、高功率因数和电气隔离。其中输出恒流是LED自身特点所决定,高功率因数是为了降低驱动器对公用电网的污染,而电气隔离是出于安全考虑。电气隔离通常采用高频变压器实现,为了实现输出恒流控制,通常的做法是要采集输出电流信号,然后通过光耦元件传到原边控制电路。副边电流采样电路和光耦的存在,增加了电路的复杂性,进一步,由于光耦存在老化问题,使电路的稳定性和使用寿命都受到一定影响。Current high-power LED drivers usually need to meet the following requirements: output constant current, high power factor and electrical isolation. Among them, the output constant current is determined by the characteristics of the LED itself, the high power factor is to reduce the pollution of the driver to the public grid, and the electrical isolation is for safety considerations. Electrical isolation is usually achieved by using a high-frequency transformer. In order to achieve output constant current control, the usual practice is to collect the output current signal, and then transmit it to the primary side control circuit through the optocoupler. The existence of the secondary current sampling circuit and the optocoupler increases the complexity of the circuit. Furthermore, due to the aging problem of the optocoupler, the stability and service life of the circuit are affected to a certain extent.

一种解决方案是采用原边恒流控制,即无需副边电流采样和光耦元件,直接通过在隔离变压器的原边得到输出电流的信息或者采用恒功率控制,以实现输出恒流。此外为了满足高功率因数的要求,控制电路还需能实现功率因数校正功能。目前已有能实现原边恒流控制和高功率因数要求的控制芯片主要有PI的LNK-PH系列和Infineon的ICL8001G,这两种芯片基本上能满足原边恒流控制和高功率因数要求,但是性能未必最优。One solution is to use primary side constant current control, that is, without secondary side current sampling and optocoupler components, directly obtain output current information on the primary side of the isolation transformer or use constant power control to achieve output constant current. In addition, in order to meet the requirements of high power factor, the control circuit also needs to be able to realize the power factor correction function. At present, there are control chips that can realize primary-side constant current control and high power factor requirements, mainly including PI's LNK-PH series and Infineon's ICL8001G. These two chips can basically meet the primary-side constant current control and high power factor requirements. But performance may not be optimal.

因此,研究结构简单、高性能的隔离型高功率因数反激式LED驱动器的原边恒流控制装置是一项非常具有实际应用价值的工作。Therefore, it is a very practical work to study the primary side constant current control device of the isolated high power factor flyback LED driver with simple structure and high performance.

发明内容Contents of the invention

本实用新型的目的是针对现有技术的不足,提供了一种LED驱动器原边恒流控制装置,该装置无需乘法器,结构非常简单。The purpose of the utility model is to provide a constant current control device for the primary side of an LED driver, which does not need a multiplier and has a very simple structure, aiming at the shortcomings of the prior art.

本实用新型解决技术问题所采取的技术方案为:The technical scheme that the utility model solves the technical problem that takes is:

本实用新型包括峰值采样保持模块、副边电流模拟模块、平均电流环、锯齿波产生模块、比较模块、电感电流过零检测模块、驱动脉冲产生模块、驱动模块。The utility model comprises a peak sampling and holding module, a secondary side current simulation module, an average current loop, a sawtooth wave generation module, a comparison module, an inductor current zero-crossing detection module, a driving pulse generation module and a driving module.

峰值采样保持模块的输出端接副边电流模拟模块的输入端,副边电流模拟模块的输出端接平均电流环的输入端,平均电流环的输出端接比较模块的一个输入端,比较模块的另一个输入端接锯齿波产生模块的输出端,比较模块的输出端接驱动脉冲产生模块的一个输入端,驱动脉冲产生模块的另一个输入端接电感电流过零检测模块的输出端,驱动脉冲产生模块的输出端接驱动模块。The output terminal of the peak sample and hold module is connected to the input terminal of the secondary current analog module, the output terminal of the secondary current analog module is connected to the input terminal of the average current loop, the output terminal of the average current loop is connected to an input terminal of the comparison module, and the output terminal of the comparison module is The other input terminal is connected to the output terminal of the sawtooth wave generating module, the output terminal of the comparison module is connected to one input terminal of the driving pulse generating module, the other input terminal of the driving pulse generating module is connected to the output terminal of the inductor current zero-crossing detection module, and the driving pulse The output terminal of the generating module is connected to the driving module.

所述的副边电流模拟模块可以采用以下六种技术方案实现The secondary side current analog module can be implemented using the following six technical solutions

方案一:副边电流模拟模块包括电阻R11和开关S11;电阻R11的一端接峰值采样保持模块的输出端,电阻R11的另一端接开关S11的一端并作为副边电流模拟模块的输出端,开关S11的另一端接地,开关S11的控制端接驱动产生模块的正相输出端Q。Option 1: The secondary current simulation module includes a resistor R 11 and a switch S 11 ; one end of the resistor R 11 is connected to the output terminal of the peak sampling and holding module, and the other end of the resistor R 11 is connected to one end of the switch S 11 as a secondary current simulation module The output terminal of the switch S 11 is grounded, and the control terminal of the switch S 11 is connected to the positive phase output terminal Q of the drive generation module.

方案二:副边电流模拟模块包括电阻R11、开关S11和反相器U11,电阻R11的一端接峰值采样保持模块的输出端,电阻R11的另一端接开关S11的一端并作为副边电流模拟模块的输出端,开关S11的另一端接地,开关S11的控制端接反相器U11的输出端,反相器U11的输入端接驱动脉冲产生模块的反相输出端

Figure BSA00000291937100021
Scheme 2: The secondary current simulation module includes a resistor R 11 , a switch S 11 and an inverter U 11 , one end of the resistor R 11 is connected to the output end of the peak sampling and holding module, the other end of the resistor R 11 is connected to one end of the switch S 11 and As the output terminal of the secondary current simulation module, the other end of the switch S11 is grounded, the control terminal of the switch S11 is connected to the output terminal of the inverter U11, and the input terminal of the inverter U11 is connected to the inverting phase of the driving pulse generation module output
Figure BSA00000291937100021

方案三:副边电流模拟模块包括开关S44、开关S55和反相器U22,开关S55的一端接峰值采样保持电路的输出端,开关S55的另一端与开关S44的一端相连后作为副边电流模拟模块电路的输出端,开关S44的另一端接地,开关S44控制端接驱动脉冲产生模块的正相输出端Q,S55的控制信号由驱动脉冲产生模块的正相输出端Q经反相器U22反相之后得到。Scheme 3: The secondary side current simulation module includes a switch S 44 , a switch S 55 and an inverter U 22 , one end of the switch S 55 is connected to the output end of the peak sampling and holding circuit, and the other end of the switch S 55 is connected to one end of the switch S 44 Finally, as the output terminal of the secondary current analog module circuit, the other end of the switch S44 is grounded, the control terminal of the switch S44 is connected to the positive phase output terminal Q of the drive pulse generation module, and the control signal of S55 is determined by the positive phase output terminal Q of the drive pulse generation module. The output terminal Q is obtained after being inverted by the inverter U22 .

方案四:副边电流模拟模块包括开关S44和开关S55,开关S55的一端接峰值采样保持电路的输出端,开关S55的另一端与开关S44的一端相连后作为副边电流模拟模块电路的输出端,开关S44的另一端接地,开关S44控制端接驱动脉冲产生模块的正相输出端Q,开关S55的控制端接驱动脉冲产生模块的反相输出端

Figure BSA00000291937100022
Solution 4: The secondary current simulation module includes a switch S44 and a switch S55 , one end of the switch S55 is connected to the output end of the peak sampling and holding circuit, and the other end of the switch S55 is connected to one end of the switch S44 as a secondary current simulation The output terminal of the module circuit, the other end of the switch S44 is grounded, the control terminal of the switch S44 is connected to the positive phase output terminal Q of the drive pulse generation module, and the control terminal of the switch S55 is connected to the inverting output terminal of the drive pulse generation module
Figure BSA00000291937100022

方案五:副边电流模拟模块包括开关S66和电阻R66,开关S66的一端接峰值采样保持电路的输出端,开关S66的另一端与接电阻R66的一端后作为副边电流模拟模块电路的输出端,电阻R66的另一端接地,开关S66的控制端直接接驱动脉冲产生模块的反相输出端 Scheme 5: The secondary current simulation module includes a switch S 66 and a resistor R 66 , one end of the switch S 66 is connected to the output terminal of the peak sampling and holding circuit, and the other end of the switch S 66 is connected to one end of the resistor R 66 as a secondary current simulation The output end of the module circuit, the other end of the resistor R 66 is grounded, and the control end of the switch S 66 is directly connected to the inverting output end of the drive pulse generation module

方案六:副边电流模拟模块包括开关S66、电阻R66和反相器U33,开关S66的一端接峰值采样保持电路的输出端,开关S66的另一端与接电阻R66的一端后作为副边电流模拟模块电路的输出端,电阻R66的另一端接地,开关S66的控制信号由驱动脉冲产生模块的正相输出端Q经反相器U33反相之后得到。Scheme 6: The secondary side current simulation module includes a switch S 66 , a resistor R 66 and an inverter U 33 , one end of the switch S 66 is connected to the output end of the peak sampling and holding circuit, the other end of the switch S 66 is connected to one end of the resistor R 66 Finally, as the output terminal of the secondary current analog module circuit, the other end of the resistor R 66 is grounded, and the control signal of the switch S 66 is obtained by inverting the positive phase output terminal Q of the driving pulse generation module through the inverter U 33 .

所述的平均电流环包括输入电阻R22、补偿网络、电压基准Vref和运算放大器,副边电流模拟模块的输出经电阻R22接到平均电流环中的运算放大器的负端输入,运算放大器正端输入接电压基准Vref,补偿网络的一端与运算放大器负端输入连接,补偿网络的另一端与运算放大器输出端连接。The average current loop includes an input resistor R22 , a compensation network, a voltage reference Vref and an operational amplifier, the output of the secondary current analog module is connected to the negative terminal input of the operational amplifier in the average current loop through the resistor R22 , and the positive input of the operational amplifier is The terminal input is connected to the voltage reference Vref, one end of the compensation network is connected to the negative input of the operational amplifier, and the other end of the compensation network is connected to the output terminal of the operational amplifier.

所述的电压基准Vref可以采取以下三种技术方案:The voltage reference Vref can adopt the following three technical solutions:

方案一:电压基准Vref采用直流电压源。Solution 1: The voltage reference Vref adopts a DC voltage source.

方案二:电压基准Vref包括除法器、电阻Ra1、电阻Ra2、电阻Ra3、电阻Ra4和电容Ca1;Ra1一端接反激式LED驱动器输入整流器B1的高电平输出端,另一端与电阻Ra3和电容Ca1并联支路的一端相连后接到除法器的除数端B,电阻Ra3和电容Ca1并联的另一端接地,电阻Ra2的一端、电阻Ra4的一端与除法器的被除数端A连接,电阻Ra2的另一端接反激式LED驱动器输入整流器B1的高电平输出端,电阻Ra4的另一端接地,除法器的输出作为电压基准Vref的输出,为幅值恒定、与输入整流器B1的输出同频同相的正弦半波信号。Scheme 2: The voltage reference Vref includes a divider, a resistor R a1 , a resistor R a2 , a resistor R a3 , a resistor R a4 and a capacitor C a1 ; one end of R a1 is connected to the high-level output end of the flyback LED driver input rectifier B 1 , The other end is connected to one end of the parallel branch of the resistor R a3 and the capacitor C a1 , and then connected to the divisor terminal B of the divider, the other end of the parallel connection of the resistor R a3 and the capacitor C a1 is grounded, one end of the resistor R a2 , one end of the resistor R a4 Connect with the dividend end A of the divider, the other end of the resistor R a2 is connected to the high level output end of the flyback LED driver input rectifier B1 , the other end of the resistor R a4 is grounded, and the output of the divider is used as the output of the voltage reference Vref , which is a sine half-wave signal with constant amplitude and the same frequency and phase as the output of the input rectifier B1 .

方案三:电压基准Vref包括除法器、三极管Qb1、电阻Rb1、电阻Rb2、电阻Rb3、电容Cb1、第一镜像电流源和第二镜像电流源;电阻Rb1一端接反激式LED驱动器输入整流器B1的高电平输出端,电阻Rb1另一端接三极管Qb1的集电极和基极,三极管Qb1的发射极接地;三极管Qb1的集电极和基极分别接第一镜像电流源和第二镜像电流源的输入端,第一镜像电流源的输出端与电阻Rb2的一端、电容Cb1的一端、除法器的除数端B连接,电阻Rb2的另一端与电容Cb1的另一端接地;第二镜像电流源的输出端与电阻Rb3的一端、除法器的被除数端A连接;电阻Rb3的另一端接地,除法器的输出作为电压基准Vref的输出,为幅值恒定、与输入整流器B1的输出同频同相的正弦半波信号。Scheme 3: The voltage reference Vref includes a divider, a transistor Q b1 , a resistor R b1 , a resistor R b2 , a resistor R b3 , a capacitor C b1 , a first mirror current source and a second mirror current source; one end of the resistor R b1 is connected to a flyback type The LED driver is input to the high-level output terminal of the rectifier B1 , the other end of the resistor R b1 is connected to the collector and base of the transistor Q b1 , and the emitter of the transistor Q b1 is grounded; the collector and base of the transistor Q b1 are respectively connected to the first The input terminals of the mirror current source and the second mirror current source, the output terminal of the first mirror current source are connected with one end of the resistor R b2 , one end of the capacitor C b1 , and the divisor terminal B of the divider, and the other end of the resistor R b2 is connected with the capacitor The other end of C b1 is grounded; the output end of the second mirror current source is connected to one end of the resistor R b3 and the dividend end A of the divider; the other end of the resistor R b3 is grounded, and the output of the divider is used as the output of the voltage reference Vref, which is A sine half-wave signal with constant amplitude and the same frequency and phase as the output of the input rectifier B1 .

所述的锯齿波产生模块包括直流电压源VDD、直流电流源IDC、电容C33和开关S33;直流电流源IDC的输入端与直流电压源VDD连接,输出端接电容C33的一端和开关S33的一端,并作为锯齿波产生模块的输出端;电容C33的另一端和开关S33的另一端相连之后接地,开关S33的控制端接驱动产生模块的反相输出端 The sawtooth wave generation module includes a DC voltage source V DD , a DC current source I DC , a capacitor C 33 and a switch S 33 ; the input terminal of the DC current source I DC is connected to the DC voltage source V DD , and the output terminal is connected to the capacitor C 33 One end of the capacitor C33 and one end of the switch S33 are used as the output end of the sawtooth wave generation module; the other end of the capacitor C33 is connected to the other end of the switch S33 and then grounded, and the control end of the switch S33 is connected to the inverting output of the drive generation module end

所述的比较模块包括第一比较器U1,第一比较器U1的负端输入接平均电流环的输出端,第一比较器U1的正端输入接锯齿波产生模块的输出。The comparison module includes a first comparator U 1 , the negative terminal input of the first comparator U 1 is connected to the output terminal of the average current loop, and the positive terminal input of the first comparator U 1 is connected to the output of the sawtooth wave generating module.

所述的电感电流过零检测模块包括第二比较器U2和延时模块,第二比较器U2的负端输入接反激式LED驱动器变压器的辅助绕组异名端,U2的正端输入接地;延时模块的一端与第二比较器U2的输出端连接,延时模块的另一端作为电感电流过零检测模块的输出端。The inductance current zero-crossing detection module includes a second comparator U2 and a delay module, the negative terminal input of the second comparator U2 is connected to the opposite end of the auxiliary winding of the flyback LED driver transformer, and the positive terminal of U2 The input is grounded; one end of the delay module is connected to the output end of the second comparator U 2 , and the other end of the delay module is used as the output end of the inductor current zero-crossing detection module.

所述的驱动脉冲产生模块采用RS触发器,RS触发器的R脚接比较模块的输出端,RS触发器的S脚接电感电流过零检测模块的输出端。驱动脉冲产生模块的输出经驱动模块送到反激式LED驱动器原边开关管Q1的门极,驱动脉冲产生模块的输出同时作为副边电流模拟模块中的开关的控制信号。The drive pulse generation module uses an RS flip-flop, the R pin of the RS flip-flop is connected to the output end of the comparison module, and the S pin of the RS flip-flop is connected to the output end of the inductor current zero-crossing detection module. The output of the driving pulse generating module is sent to the gate of the flyback LED driver primary switch Q1 through the driving module, and the output of the driving pulse generating module is also used as the control signal of the switch in the secondary current analog module.

本实用新型作为隔离型反激式LED驱动器的控制装置,与反激式LED驱动器的主电路共同构成开关电源。传统的单管反激式LED驱动器的主电路包括输入整流器、输入电容、吸收网络、变压器、原边开关管、原边电流采样网络、输出整流器和输出电容。其中输入电容为一容量非常小的电容,主要起到滤波作用,对输入整流器输出的正弦半波波形基本没有影响。本实用新型的反激式LED驱动器的主电路也可以为传统单管反激式拓扑其它的变结构拓扑,如双管反激式变换器等。The utility model is used as a control device of an isolated flyback LED driver, and together with a main circuit of the flyback LED driver, the utility model constitutes a switching power supply. The main circuit of a traditional single-tube flyback LED driver includes an input rectifier, an input capacitor, a snubber network, a transformer, a primary switching tube, a primary current sampling network, an output rectifier, and an output capacitor. The input capacitor is a capacitor with a very small capacity, which mainly plays a filtering role and basically has no effect on the half-sine wave waveform output by the input rectifier. The main circuit of the flyback LED driver of the present utility model can also be a traditional single-tube flyback topology and other variable structure topologies, such as a double-tube flyback converter.

所述的峰值采样保持模块与反激式LED驱动器主电路的原边电流采样网络相连,在每个开关周期对原边电流采样信号进行峰值采样保持,提取原边电流采样信号峰值。The peak sampling and holding module is connected with the primary current sampling network of the main circuit of the flyback LED driver, performs peak sampling and holding on the primary current sampling signal in each switching cycle, and extracts the peak value of the primary current sampling signal.

所述的副边电流模拟模块接到峰值采样保持模块之后,用来模拟副边输出整流器电流。输出整流器电流波形的包络线为正弦半波,具体到单个开关周期,副边输出整流器电流波形为斜率线性下降的直角三角形。副边电流模拟模块的单个开关周期的输出波形是一矩形波,宽度等于原边开关管关断时间(约等于副边输出整流器导通时间),幅值等于原边电流采样信号单个开关周期的峰值电压,因此面积与副边输出整流器电流波形面积的两倍成比例。After the secondary current simulation module is connected to the peak sample and hold module, it is used to simulate the secondary output rectifier current. The envelope of the current waveform of the output rectifier is a half-sine wave, specific to a single switching cycle, and the current waveform of the output rectifier on the secondary side is a right-angled triangle with a linearly decreasing slope. The output waveform of a single switching period of the secondary side current analog module is a rectangular wave, the width is equal to the turn-off time of the primary side switch tube (approximately equal to the conduction time of the secondary side output rectifier), and the amplitude is equal to the single switching period of the primary side current sampling signal peak voltage, so the area is proportional to twice the area of the secondary output rectifier current waveform.

所述的平均电流环对副边电流模拟模块的输出信号平均值与所述的电压基准进行比较并对二者之间误差加以放大。The average current loop compares the average value of the output signal of the secondary current analog module with the voltage reference and amplifies the error between the two.

所述锯齿波产生模块在反激式LED驱动器原边开关管导通期间产生锯齿波;在原边开关管关断期间,锯齿波产生模块输出低电平。The sawtooth wave generation module generates a sawtooth wave when the primary switch of the flyback LED driver is turned on; and the sawtooth wave generation module outputs a low level when the primary switch is turned off.

所述的比较模块的输入分别为锯齿波产生模块的输出信号和平均电流环的输出信号。比较模块对锯齿波产生模块的输出信号和平均电流环的输出信号进行比较,当锯齿波产生模块的输出信号上升到与平均电流环的输出信号相等时,比较模块输出从低电平翻转为高电平。The input of the comparison module is the output signal of the sawtooth wave generation module and the output signal of the average current loop respectively. The comparison module compares the output signal of the sawtooth wave generation module with the output signal of the average current loop. When the output signal of the sawtooth wave generation module rises to be equal to the output signal of the average current loop, the output of the comparison module turns from low to high. level.

所述的电感电流过零检测模块检测反激式LED驱动器的变压器辅助绕组电压信号,间接检测出变压器激磁电感电流过零点。当变压器辅助绕组电压信号降到零时,电感电流过零检测模块输出高电平。The inductance current zero-crossing detection module detects the transformer auxiliary winding voltage signal of the flyback LED driver, and indirectly detects the zero-crossing point of the excitation inductance current of the transformer. When the transformer auxiliary winding voltage signal drops to zero, the inductor current zero-crossing detection module outputs a high level.

所述的驱动脉冲产生模块根据比较模块和电感电流过零检测模块的输出电平信号产生脉冲信号:当比较模块产生一个低电平到高电平的翻转时,驱动脉冲产生模块的脉冲信号由高电平复位到低电平;当电感电流过零检测模块产生一个低电平到高电平的翻转时,驱动脉冲产生模块的脉冲信号由低电平置位到高电平;周而复始,产生脉冲序列。The drive pulse generation module generates a pulse signal according to the output level signals of the comparison module and the inductance current zero-crossing detection module: when the comparison module generates a low-level to high-level reversal, the pulse signal of the drive pulse generation module is generated by Reset from high level to low level; when the inductance current zero-crossing detection module generates a low level to high level inversion, the pulse signal of the driving pulse generation module is set from low level to high level; pulse train.

所述的驱动模块用来增强所述驱动脉冲产生模块的驱动能力。The driving module is used to enhance the driving capability of the driving pulse generating module.

其中,所述的反激式LED驱动器工作在临界断续模式(BCM)。Wherein, the flyback LED driver works in Boundary Discontinuous Mode (BCM).

其中,所述的副边电流模拟模块可以采用所述的六种技术方案中的其中任意一种。Wherein, the secondary current simulation module may adopt any one of the six technical solutions.

其中,平均电流环的电压基准,可以是方案一所述的直流电压基准,也可以是由所述的方案二或方案三产生的与反激式LED驱动器输入整流桥的输出电压同频同相、幅值固定的正弦半波电压基准。Wherein, the voltage reference of the average current loop can be the DC voltage reference described in Scheme 1, or it can be the same frequency and phase as the output voltage of the flyback LED driver input rectifier bridge generated by the scheme 2 or 3. Fixed-amplitude half-sine wave voltage reference.

其中,所述的平均电流环的运算放大器可以是电压型或电流型(跨导型)。Wherein, the operational amplifier of the average current loop can be a voltage type or a current type (transconductance type).

进一步,所述平均电流环的补偿网络可以为纯积分环节,也可以为比例积分环节,或者比例积分微分环节,属于公知技术。Further, the compensation network of the average current loop may be a pure integral link, or a proportional integral link, or a proportional integral differential link, which belongs to the known technology.

其中,所述驱动模块可以是两个双极晶体管或金属氧化物半导体场效应管构成的推挽结构(图腾柱结构),属于公知技术。Wherein, the driving module may be a push-pull structure (totem pole structure) composed of two bipolar transistors or metal oxide semiconductor field effect transistors, which belongs to the known technology.

其中,所述的开关可以是单个双极晶体管、金属氧化物半导体场效应管或由多个双极晶体管或金属氧化物半导体场效应管实现的组合开关。Wherein, the switch may be a single bipolar transistor, metal oxide semiconductor field effect transistor or a combined switch realized by multiple bipolar transistors or metal oxide semiconductor field effect transistors.

基于以上阐述,本实用新型的核心思想在于:通过电感电流过零检测模块检测反激式LED驱动器变压器电感电流过零点,并在变压器电感电流过零时开通原边开关管,从而使反激式LED驱动器工作在电流临界断续模式(BCM);通过所述的峰值采样保持模块对原边电流采样信号进行峰值采样和保持,获取原边电流采样信号的峰值包络线;获取原边电流采样信号的峰值包络线之后,通过所述的副边电流模拟模块,模拟出面积与副边二极管电流两倍面积成比例的信号;将副边电流模拟模块的输出信号送到平均电流环中,利用平均电流环自身具有平均值滤波功能,在平均电流环的输入端得到与输出电流平均值成比例的正弦半波信号,通过与电压基准进行比较,将二者的误差信号经过平均电流环的补偿网络进行放大,得到一误差放大的直流信号;通过锯齿波产生模块产生的锯齿波与平均电流环输出的直流信号进行比较,获得原边开关管的关断触发信号,由于锯齿波斜率固定,从而使整个工频周期内原边开关管导通时间为恒定值;当输入整流器输出的正弦半波电压作用在原边变压器两端的时间恒定时,原边电流采样信号峰值包络线为正弦半波,从而实现反激式LED驱动器的高功率因数;当输出电流发生波动,使得平均电流环的输出直流信号幅值变化,从而改变原边开关管导通时间,使得输出电流平均值趋于稳定,实现输出恒流。输出电流的恒流值可以通过改变原边电流采样系数或者改变平均电流环中的电压基准实现。Based on the above description, the core idea of the present invention is to detect the zero-crossing point of the inductance current of the flyback LED driver transformer through the inductance current zero-crossing detection module, and turn on the primary switch tube when the transformer inductance current crosses zero, so that the flyback The LED driver works in current critical discontinuous mode (BCM); the peak value sampling and holding of the primary current sampling signal is carried out by the peak sampling and holding module to obtain the peak envelope of the primary current sampling signal; obtain the primary current sampling After the peak envelope of the signal, through the secondary current simulation module, a signal whose area is proportional to twice the area of the secondary diode current is simulated; the output signal of the secondary current simulation module is sent to the average current loop, Utilizing the average value filter function of the average current loop itself, a sine half-wave signal proportional to the average value of the output current is obtained at the input end of the average current loop, and compared with the voltage reference, the error signal of the two is passed through the average current loop The compensation network is amplified to obtain an error-amplified DC signal; the sawtooth wave generated by the sawtooth wave generation module is compared with the DC signal output by the average current loop to obtain the turn-off trigger signal of the primary switch tube. Since the slope of the sawtooth wave is fixed, In this way, the conduction time of the primary side switch tube is a constant value in the entire power frequency cycle; when the sinusoidal half-wave voltage output by the input rectifier acts on both ends of the primary side transformer for a constant time, the peak envelope of the primary side current sampling signal is a sine half wave, In this way, the high power factor of the flyback LED driver is realized; when the output current fluctuates, the amplitude of the output DC signal of the average current loop changes, thereby changing the conduction time of the primary switch tube, making the average value of the output current tend to be stable, and realizing output constant current. The constant current value of the output current can be realized by changing the sampling coefficient of the primary current or changing the voltage reference in the average current loop.

本实用新型的有益效果在于:本实用新型提出的恒导通时间的隔离型高功率因数反激式LED驱动器的原边恒流控制装置,无需光耦和副边反馈电路,即可实现高功率因数和输出恒流控制。与同类型高功率因数原边恒流控制电路相比,省去了乘法器,结构更加简单;进一步,原边核心控制电路可以集成为单芯片。The beneficial effect of the utility model is that: the primary side constant current control device of the isolated high power factor flyback LED driver with constant conduction time proposed by the utility model can realize high power without optocoupler and secondary side feedback circuit. factor and output constant current control. Compared with the same type of high power factor primary side constant current control circuit, the multiplier is omitted, and the structure is simpler; further, the primary side core control circuit can be integrated into a single chip.

附图说明Description of drawings

图1为本实用新型与反激式LED驱动器的主电路连接示意图;Fig. 1 is the schematic diagram of the main circuit connection of the utility model and the flyback LED driver;

图2为本实用新型的第一具体实施例示意图;Fig. 2 is the schematic diagram of the first specific embodiment of the utility model;

图3为本实用新型工作原理波形分析图;Fig. 3 is the waveform analysis diagram of the working principle of the present utility model;

图4为本实用新型中副边电流模拟模块的六种具体实现方案;Fig. 4 is six kinds of specific implementation schemes of the secondary side current simulation module in the utility model;

图5为本实用新型的第二具体实施例示意图;Fig. 5 is the schematic diagram of the second specific embodiment of the present utility model;

图6为本实用新型的第三具体实施例示意图;Fig. 6 is the schematic diagram of the third specific embodiment of the present utility model;

图7为本实用新型与非隔离的升降压电路的主电路连接示意图。FIG. 7 is a schematic diagram of the connection between the utility model and the main circuit of the non-isolated buck-boost circuit.

具体实施方式Detailed ways

以下结合本实用新型框图以及具体实施例示意图本实用新型内容进行详细说明。The content of the utility model will be described in detail below in conjunction with the block diagram of the utility model and the schematic diagram of specific embodiments.

参照图1,一种LED驱动器原边恒流控制装置包括:峰值采样保持模块100、副边电流模拟模块200、平均电流环300、锯齿波产生模块400、比较模块500、电感电流过零检测模块600、驱动脉冲产生模块700和驱动模块800。Referring to Fig. 1, a constant current control device for the primary side of an LED driver includes: a peak sampling and holding module 100, a secondary side current simulation module 200, an average current loop 300, a sawtooth wave generation module 400, a comparison module 500, and an inductor current zero-crossing detection module 600. A driving pulse generating module 700 and a driving module 800.

峰值采样保持模块100的输出端接副边电流模拟模块200的输入端,副边电流模拟模块200的输出端接平均电流环300的输入端,平均电流环400的输出端接比较模块的一个输入端,比较模块500的另一个输入端接锯齿波产生模块400的输出端,比较模块500的输出端接驱动脉冲产生模块700的一个输入端,驱动脉冲产生模块700的另一个输入端接电感电流过零检测模块600的输出端,驱动脉冲产生模块700的输出端接驱动模块800。The output terminal of the peak sampling and holding module 100 is connected to the input terminal of the secondary current simulation module 200, the output terminal of the secondary current simulation module 200 is connected to the input terminal of the average current loop 300, and the output terminal of the average current loop 400 is connected to an input of the comparison module terminal, the other input terminal of the comparison module 500 is connected to the output terminal of the sawtooth wave generation module 400, the output terminal of the comparison module 500 is connected to an input terminal of the drive pulse generation module 700, and the other input terminal of the drive pulse generation module 700 is connected to the inductor current The output terminal of the zero-crossing detection module 600 and the output terminal of the driving pulse generating module 700 are connected to the driving module 800 .

本实用新型的应用对象为反激式LED驱动器的主电路,包括输入整流桥B1、输入电容Cin、变压器T、吸收网络、原边开关管Q1、原边电流采样网络、输出整流器(选用二极管D1)和输出电容C0The application object of the utility model is the main circuit of the flyback LED driver, including the input rectifier bridge B 1 , the input capacitor C in , the transformer T, the absorption network, the primary switch tube Q 1 , the primary current sampling network, and the output rectifier ( Choose diode D 1 ) and output capacitor C 0 .

参照图2的第一具体实施例示意图:With reference to the schematic diagram of the first specific embodiment of Fig. 2:

峰值采样保持模块100与反激式LED驱动器主电路的原边电流采样网络相连,在每个开关周期对原边电流采样信号进行峰值采样保持,提取原边电流采样信号峰值;其中,峰值采样保持模块具体可选用中国专利(公开号:CN101615432)公开的峰值采样保持电路。The peak sampling and holding module 100 is connected to the primary current sampling network of the main circuit of the flyback LED driver, performs peak sampling and holding on the primary current sampling signal in each switching cycle, and extracts the peak value of the primary current sampling signal; wherein, the peak sampling and holding Specifically, the module can use the peak sample and hold circuit disclosed in the Chinese patent (publication number: CN101615432).

副边电流模拟模块200包括:电阻R11和开关S11;电阻R11的一端接峰值采样保持模块100的输出,电阻R11的另一端接开关S11的一端,二者的连接点作为副边电流模拟模块200的输出,开关S11的另一端接地,开关S11的控制端接驱动产生模块700的正相输出端Q,当控制端电平为高电平,开关S11导通,当当控制端电平为低电平,开关S11关断;副边电流模拟模块200的输出为一方波信号。The secondary side current simulation module 200 includes: a resistor R 11 and a switch S 11 ; one end of the resistor R 11 is connected to the output of the peak sampling and holding module 100, the other end of the resistor R 11 is connected to one end of the switch S 11 , and the connection point of the two serves as a secondary The output of the edge current simulation module 200, the other end of the switch S11 is grounded, the control terminal of the switch S11 is connected to the positive phase output terminal Q of the drive generation module 700, when the level of the control terminal is high, the switch S11 is turned on, When the level of the control terminal is low, the switch S11 is turned off; the output of the secondary current simulation module 200 is a square wave signal.

平均电流环300包括输入电阻R22、补偿网络、电压基准Vref和运算放大器。副边电流模拟模块200的输出经电阻R22接到平均电流环300中的运算放大器的负端输入,运算放大器正端输入接电压基准Vref。由于平均电流环具有开关周期平均值滤波效果,因此平均电流环300的运算放大器负端输入信号为副边电流模拟模块200的输出信号滤除了开关周期纹波之后的平均值。该信号与电压基准Vref进行比较,二者之间误差经补偿网络和运算放大器加以放大之后输出一叠加了两倍交流电网频率的低频纹波和高频开关纹波的直流电平信号。The average current loop 300 includes an input resistor R 22 , a compensation network, a voltage reference Vref and an operational amplifier. The output of the secondary current simulation module 200 is connected to the negative terminal input of the operational amplifier in the average current loop 300 through the resistor R22 , and the positive terminal input of the operational amplifier is connected to the voltage reference Vref. Since the average current loop has a switching cycle average value filtering effect, the input signal of the negative terminal of the operational amplifier of the average current loop 300 is the average value of the output signal of the secondary current simulation module 200 after filtering the switching cycle ripple. The signal is compared with the voltage reference Vref, and the error between the two is amplified by the compensation network and the operational amplifier to output a DC level signal superimposed with low-frequency ripple and high-frequency switching ripple twice the frequency of the AC grid.

锯齿波产生模块400包括直流电压源VDD、直流电流源IDC、电容C33和开关S33;其中直流电压源VDD和直流电流源IDC可通过公知技术得到;直流电流源IDC的输入端与直流电压源VDD连接,输出端接电容C33的一端和开关S33的一端相连作为锯齿波产生模块400的输出端,电容C33的另一端和开关S33的另一端相连之后接地,开关S33的控制端接驱动产生模块700的反相输出端

Figure BSA00000291937100071
当控制端电平为高电平,开关S33导通,将电容C33两端电压保持为零;当控制端电平为低电平,开关S33关断,直流电流源IDC给电容C33充电,产生锯齿波信号。The sawtooth wave generating module 400 includes a DC voltage source V DD , a DC current source I DC , a capacitor C 33 and a switch S 33 ; wherein the DC voltage source V DD and the DC current source I DC can be obtained by known techniques; the DC current source I DC The input end is connected to the DC voltage source VDD , the output end is connected to one end of the capacitor C33 and one end of the switch S33 as the output end of the sawtooth wave generating module 400, and the other end of the capacitor C33 is connected to the other end of the switch S33 Grounded, the control terminal of the switch S33 is connected to the inverting output terminal of the driving generation module 700
Figure BSA00000291937100071
When the level of the control terminal is high, the switch S33 is turned on, and the voltage across the capacitor C33 is kept at zero; when the level of the control terminal is low, the switch S33 is turned off, and the DC current source I DC supplies the capacitor C 33 is charged to generate a sawtooth wave signal.

比较模块500包括第一比较器U1,U1的负端输入接平均电流环300的输出,U1的正端输入接锯齿波产生模块400的输出。当锯齿波产生模块400产生的锯齿波信号触及到平均电流环300的输出电平,比较模块500的输出电平从低电平翻转为高电平。由于平均电流环300的输出电平在整个工频周期内基本幅值基本不变,锯齿波产生模块400产生的锯齿波信号斜率也固定,而锯齿波信号的宽度对应着原边开关管Q1的导通时间,因此对于特定的平均电流环300的输出电平幅值,原边开关管Q1的导通时间恒定。当原边开关管Q1的导通时间恒定,原边开关管电流波形包络线跟随反激式LED驱动器输入整流器B1的输出,为与反激式LED驱动器输入整流器B1的输出同频同相的正弦半波。The comparison module 500 includes a first comparator U 1 , the negative terminal of U 1 is connected to the output of the average current loop 300 , and the positive terminal of U 1 is connected to the output of the sawtooth wave generation module 400 . When the sawtooth wave signal generated by the sawtooth wave generation module 400 reaches the output level of the average current loop 300 , the output level of the comparison module 500 is turned from low level to high level. Since the output level of the average current loop 300 basically has the same amplitude in the entire power frequency cycle, the slope of the sawtooth signal generated by the sawtooth wave generating module 400 is also fixed, and the width of the sawtooth signal corresponds to that of the primary switch tube Q 1 Therefore, for a specific output level amplitude of the average current loop 300, the conduction time of the primary switch tube Q1 is constant. When the conduction time of the primary switch tube Q1 is constant, the current waveform envelope of the primary switch tube follows the output of the flyback LED driver input rectifier B1 , which is the same frequency as the output of the flyback LED driver input rectifier B1 Sine half waves in phase.

电感电流过零检测模块600包括第二比较器U2和延时模块,U2的负端输入接反激式LED驱动器变压器的辅助绕组异名端,U2的正端输入接地;通过检测变压器辅助绕组电压信号过零点,可间接检测出变压器电感电流过零点。当检测到变压器辅助绕组的电压信号过零,第二比较器U2输出高电平。由于反激式LED驱动器变压器辅助绕组电压信号过零点与原边开关管漏源极(或集电极与发射极)之间的谐振电压谷底存在一定时间差,即反激式LED驱动器变压器辅助绕组电压信号过零点要稍微超前原边开关管漏源极之间的谐振电压谷底。通过延时模块,对该时间差进行补偿,可获得原边开关管在漏源极之间的谐振电压谷底开通。The inductor current zero-crossing detection module 600 includes a second comparator U2 and a delay module. The negative terminal input of U2 is connected to the opposite end of the auxiliary winding of the flyback LED driver transformer, and the positive terminal input of U2 is grounded; through the detection transformer The zero-crossing point of the auxiliary winding voltage signal can indirectly detect the zero-crossing point of the transformer inductor current. When it is detected that the voltage signal of the auxiliary winding of the transformer crosses zero, the second comparator U 2 outputs a high level. Since there is a certain time difference between the zero-crossing point of the auxiliary winding voltage signal of the flyback LED driver transformer and the bottom of the resonant voltage valley between the drain and source (or collector and emitter) of the primary switch tube, that is, the auxiliary winding voltage signal of the flyback LED driver transformer The zero-crossing point should be slightly ahead of the bottom of the resonant voltage between the drain and source of the primary switching tube. By compensating the time difference through the delay module, the bottom of the resonant voltage between the drain and the source of the primary switching tube can be turned on.

进一步,电感电流过零检测模块600中的第二比较器U2的正端输入也可改接一低幅值的直流电压源,减少因地线干扰而造成的误差。Furthermore, the positive terminal input of the second comparator U 2 in the inductor current zero-crossing detection module 600 can also be connected to a low-amplitude DC voltage source to reduce errors caused by ground wire interference.

驱动脉冲产生模块700采用RS触发器实现,其中R脚接比较模块500的输出,S脚接电感电流过零检测模块600的输出:当比较模块500产生一个低电平到高电平的翻转时,驱动脉冲产生模块800的输出信号由高电平复位到低电平;当电感电流过零检测模块600产生一个低电平到高电平的翻转时,驱动脉冲产生模块700的输出信号由低电平置位到高电平,如此周而复始,产生输出脉冲序列。The driving pulse generating module 700 is realized by RS flip-flop, wherein the R pin is connected to the output of the comparison module 500, and the S pin is connected to the output of the inductor current zero-crossing detection module 600: when the comparison module 500 generates a low-level to high-level reversal , the output signal of the driving pulse generation module 800 is reset from high level to low level; The level is set to a high level, and this cycle repeats to generate an output pulse sequence.

驱动脉冲产生模块700的输出经驱动模块800送到反激式LED驱动器原边开关管Q1的门极,驱动脉冲产生模块700的输出同时直接作为副边电流模拟模块200中的开关S11的控制信号。The output of the driving pulse generating module 700 is sent to the gate of the primary side switching tube Q1 of the flyback LED driver through the driving module 800, and the output of the driving pulse generating module 700 is directly used as the switch S11 in the secondary current simulation module 200 at the same time. control signal.

图3是反激式LED驱动器工作在电流临界断续模式下原副边的关键波形,参考图3对本实用新型工作原理进行详细说明:Fig. 3 is the key waveform of the primary and secondary sides of the flyback LED driver working in the current critical discontinuous mode. Referring to Fig. 3, the working principle of the utility model is described in detail:

图3中,Vcomp是平均电流环300的输出波形,Vsaw是锯齿波产生模块400的输出波形,VGS_Q1和VGS_s11分别是反激式LED驱动器原边开关管Q1的驱动波形和开关S11的控制端波形;ipri是反激式LED驱动器原边开关管电流波形;isec是反激式LED驱动器副边输出整流器电流波形;Vsamp1e是峰值采样保持模块100的输出波形;VDS_S11是开关S11两端的电压波形,即副边电流模拟模块200的输出波形。根据图3可以看到,由于平均电流环300的输出波形Vcomp为直流电平,剧齿波Vsaw斜率一定,因此反激式LED驱动器原边开关管Q1的导通时间恒定,原边开关管电流ipri波形包络线为正弦半波;由于电感电流过零检测模块600使反激式LED驱动器工作在电流临界断续模式,因此副边输出整流器的电流波形isec包络线同样也为正弦半波;峰值采样保持模块100的输出波形Vsamp1e为阶梯波,每个阶梯的幅值对应不同的原边采样电流峰值;副边电流模拟模块200的输出波形VDS_s11为幅值变化的矩形波,幅值对应不同原边电流采样信号的峰值;由图3可知:In Fig. 3, V comp is the output waveform of the average current loop 300, V saw is the output waveform of the sawtooth wave generating module 400, V GS_Q1 and V GS_s11 are the driving waveform and switching The waveform of the control terminal of S 11 ; i pri is the current waveform of the switch tube on the primary side of the flyback LED driver; i sec is the current waveform of the output rectifier on the secondary side of the flyback LED driver; V samp1e is the output waveform of the peak sample and hold module 100; V DS_S11 is the voltage waveform at both ends of the switch S11 , that is, the output waveform of the secondary current simulation module 200 . According to Fig. 3, it can be seen that since the output waveform V comp of the average current loop 300 is a DC level, and the slope of the sharp tooth wave V saw is constant, the turn-on time of the primary side switch Q1 of the flyback LED driver is constant, and the primary side switch The waveform envelope of the tube current i pri is a half-sine wave; since the inductor current zero-crossing detection module 600 makes the flyback LED driver work in the current critical discontinuous mode, the current waveform i sec envelope of the secondary output rectifier is also It is a sine half wave; the output waveform V samp1e of the peak sample and hold module 100 is a ladder wave, and the amplitude of each step corresponds to a different primary sampling current peak value; the output waveform V DS_s11 of the secondary current analog module 200 is a variable amplitude Rectangular wave, the amplitude corresponds to the peak value of different primary current sampling signals; it can be seen from Figure 3:

VV ‾‾ DSDS __ SS 1111 == 22 KK 11 NN sthe s NN pp II ‾‾ secsec == 22 KK 11 NN sthe s NN pp II oo

其中,K1为原边电流采样系数,Ns为变压器副边匝数,Np为变压器原边匝数,

Figure BSA00000291937100092
为副边电流模拟模块200的输出波形VDS_s11的平均值,
Figure BSA00000291937100093
为副边输出整流器的电流平均值。从上式可以看出副边电流模拟模块200的输出波形VDS_s11的平均值正比于输出电流平均值Io;因此只要将
Figure BSA00000291937100094
送入平均电流环300,与设定的基准Vref进行比较,即可间接调节输出平均电流,从而实现输出电流恒流。由于平均电流环自身具有滤波功能,只要将VDS_s11送入平均电流环300,即可在平均电流环300的运算放大器输入端获得VDS_s11的平均值
Figure BSA00000291937100095
进一步,也可以在副边电流模拟模块200的输出和平均电流环300增加一级滤波电路,但对电路功能基本没有影响。Among them, K 1 is the primary current sampling coefficient, N s is the number of turns of the secondary side of the transformer, N p is the number of turns of the primary side of the transformer,
Figure BSA00000291937100092
is the average value of the output waveform V DS_s11 of the secondary current simulation module 200,
Figure BSA00000291937100093
is the average current of the secondary output rectifier. It can be seen from the above formula that the average value of the output waveform V DS_s11 of the secondary current analog module 200 is proportional to the average value of the output current I o ; therefore, as long as the
Figure BSA00000291937100094
Sending it into the average current loop 300 and comparing it with the set reference Vref can indirectly adjust the output average current, thereby realizing a constant output current. Since the average current loop itself has a filtering function, as long as V DS_s11 is sent to the average current loop 300, the average value of V DS_s11 can be obtained at the input terminal of the operational amplifier of the average current loop 300
Figure BSA00000291937100095
Furthermore, a filter circuit may be added to the output of the secondary current analog module 200 and the average current loop 300, but this has basically no effect on the circuit function.

平均电流环300基准通常设置为直流电压基准;此外,反激式LED驱动器副边输出整流器电流波形isec进行开关周期滤波之后的波形平均值近似为正弦半波,因此平均电流环300基准也可以设置为与反激式LED驱动器输入整流桥的输出波形同频同相、幅值恒定的正弦半波基准。The average current loop 300 reference is usually set as a DC voltage reference; in addition, the average current waveform i sec of the flyback LED driver secondary output rectifier current waveform after switching cycle filtering is approximately a half-sine wave, so the average current loop 300 reference can also be Set as a sine half-wave reference with the same frequency and phase as the output waveform of the flyback LED driver input rectifier bridge, and constant amplitude.

图4给出了副边电流模拟模块200的若干种具体实现电路,其中图4(a)所示电路结构与图2中副边电流模拟模块200相同;图4(b)所示电路结构与图4(a)所示电路结构相似,也是由电阻R11和开关S11组成,不同之处在于S11的控制信号是由驱动脉冲产生模块的反相输出端经反相器U11反相之后得到;图4(c)中副边电流模拟模块200由开关S44、S55和反相器U22组成,S55的一端接峰值采样保持电路100的输出,S55的另一端与开关S44的一端相连后作为副边电流模拟模块200电路的输出端,开关S44的另一端接地,开关S44控制端接驱动脉冲产生模块的正相输出端Q,S55的控制信号由驱动脉冲产生模块的正相输出端Q经反相器U22反相之后得到;图4(d)中副边电流模拟模块200电路结构与图4(c)中相同,区别在于S55的控制端接驱动脉冲产生模块的反相输出端

Figure BSA00000291937100101
图4(e)中副边电流模拟模块200由开关S66和电阻R66组成,开关S66的一端接峰值采样保持电路100的输出,开关S66的另一端与接电阻R66的一端后作为副边电流模拟模块200电路的输出端,电阻R66的另一端接地,开关S66的控制端直接接驱动脉冲产生模块的反相输出端
Figure BSA00000291937100102
图4(f)中副边电流模拟模块200电路结构与图4(e)中相同,区别在于开关S66的控制信号由驱动脉冲产生模块的正相输出端Q经反相器U33反相之后得到。Figure 4 shows several specific implementation circuits of the secondary current simulation module 200, wherein the circuit structure shown in Figure 4(a) is the same as that of the secondary current simulation module 200 in Figure 2; the circuit structure shown in Figure 4(b) is the same as The circuit shown in Figure 4(a) has a similar structure and is also composed of a resistor R 11 and a switch S 11. The difference is that the control signal of S 11 is the inverting output terminal of the drive pulse generation module Obtained after being inverted by the inverter U11 ; the secondary current analog module 200 in Figure 4(c) is composed of switches S44 , S55 and inverter U22 , and one end of S55 is connected to the output of the peak sample-and-hold circuit 100 , the other end of S55 is connected to one end of switch S44 as the output end of the secondary current analog module 200 circuit, the other end of switch S44 is grounded, and the control end of switch S44 is connected to the positive phase output end Q of the drive pulse generation module , the control signal of S55 is obtained by the positive-phase output terminal Q of the driving pulse generating module after being inverted by the inverter U22 ; the circuit structure of the secondary current analog module 200 in Fig. 4(d) is the same as that in Fig. , the difference is that the control terminal of S55 is connected to the inverting output terminal of the driving pulse generation module
Figure BSA00000291937100101
In Fig. 4 (e), the secondary side current simulation module 200 is composed of a switch S66 and a resistor R66 . One end of the switch S66 is connected to the output of the peak sampling and holding circuit 100, and the other end of the switch S66 is connected to one end of the resistor R66 . As the output terminal of the secondary current simulation module 200 circuit, the other end of the resistor R 66 is grounded, and the control terminal of the switch S 66 is directly connected to the inverting output terminal of the driving pulse generation module
Figure BSA00000291937100102
The circuit structure of the secondary current analog module 200 in Fig. 4(f) is the same as that in Fig. 4(e), the difference is that the control signal of the switch S66 is inverted by the non-phase output terminal Q of the drive pulse generation module through the inverter U33 get after.

图5是本实用新型的第二具体实施例,主电路以及主要控制部分都与图2所示的实施例相同,与图2的区别是图5中平均电流环300的电压基准Vref采用了幅值恒定的正弦半波基准模块,并给出了一种具体实施方式。参考图5,正弦半波基准模块Vref包括除法器、电阻Ra1、电阻Ra2、电阻Ra3、电阻Ra4和电容Ca1;其中,电阻Ra1一端接反激式LED驱动器输入整流器B1的高电平输出端,另一端与电阻Ra3和电容Ca1并联支路的一端相连后接到除法器的除数端B,电阻Ra3和电容Ca1并联的另一端接地,电阻Ra1、电阻Ra3和电容Ca1构成的电网络对输入整流器B1的正端输出电压分压和滤波,电阻Ra1、电阻Ra3和电容Ca1连接点电压为一叠加了较小低频纹波的直流电压,其平均值与反激式LED驱动器输入交流电压峰值成正比,电阻Ra2一端接输入整流器B1的高电平输出端,另一端与电阻Ra4相连,电阻Ra4另一端接地,除法器的被除数端A接Ra2和Ra4的连接点,在除法器中进行相除(A/B),使得除法器的输出为幅值恒定、与反激式LED驱动器输入整流器的输出同频同相的正弦半波信号。Fig. 5 is the second specific embodiment of the present utility model, and main circuit and main control part are all identical with the embodiment shown in Fig. 2, and the difference with Fig. 2 is that the voltage reference Vref of the average current loop 300 in Fig. 5 adopts amplitude A sine half-wave reference module with constant value is provided, and a specific implementation is given. Referring to Fig. 5, the sine half-wave reference module Vref includes a divider, a resistor R a1 , a resistor R a2 , a resistor R a3 , a resistor R a4 and a capacitor C a1 ; wherein, one end of the resistor R a1 is connected to the flyback LED driver input rectifier B 1 The high-level output terminal of the resistor R a3 and capacitor C a1 is connected in parallel with one end of the parallel branch and then connected to the divisor terminal B of the divider, the other end of the parallel connection of resistor R a3 and capacitor C a1 is grounded, and the resistor R a1 , The electrical network formed by the resistor R a3 and the capacitor C a1 divides and filters the output voltage of the positive terminal of the input rectifier B1 . DC voltage, the average value of which is proportional to the peak value of the input AC voltage of the flyback LED driver. One end of the resistor R a2 is connected to the high-level output end of the input rectifier B1 , the other end is connected to the resistor R a4 , and the other end of the resistor R a4 is grounded. The dividend terminal A of the divider is connected to the connection point of R a2 and R a4 , and the phase division (A/B) is performed in the divider, so that the output of the divider has a constant amplitude and is the same as the output of the flyback LED driver input rectifier A sinusoidal half-wave signal with the same frequency and phase.

图6是本实用新型的第三具体实施例主电路,主电路以及主要控制部分都与图5所示的实施例相同,与图5的区别在于图6中平均电流环300的基准Vref采用了另一种方式来产生幅值恒定的正弦半波基准模块;参考图6,正弦半波基准模块Vref包括除法器、三极管Qb1、电阻Rb1、电阻Rb2、电阻Rb3、电容Cb1、镜像电流源I和镜像电流源II;其中电阻Rb1一端接反激式LED驱动器输入整流器B1的高电平输出端,电阻Rb1另一端接三极管Qb1的集电极和基极,三极管Qb1的发射极接地,三极管Qb1的集电极和基极还分别接镜像电流源I和镜像电流源II的输入端,镜像电流源I的输出与电阻Rb2的一端、电容Cb1的一端以及除法器的除数端B相连,电阻Rb2的另一端与电容Cb1的另一端接地,镜像电流源II的输出与电阻Rb3的一端以及除法器的被除数端A相连;三极管Qb1和电阻Rb1用来将反激式LED驱动器输入整流器B1输出的正弦半波电压信号转换为电流信号;镜像电流模块I获取与流经Rb1支路电流成比例的正弦半波电流信号,并经阻容网络Rb2和Cb1获得与反激式LED驱动器输入交流电压幅值成比例的直流电压信号,接到除法器的被除数端B;镜像电流模块II获取与流经Rb1支路电流成比例的正弦半波电流信号,经电阻Rb3转换成电压信号,送入到除法器的除数端A;二者信号在除法器中进行相除(A/B),在除法器输出端产生幅值恒定、与输入整流器输出电压波形同频同相的正弦半波电压基准信号。镜像电流模块可由金属氧化物半导体场效应管或双极晶体管构成,属于公知技术。Fig. 6 is the main circuit of the third specific embodiment of the present utility model, and the main circuit and the main control part are all the same as the embodiment shown in Fig. 5, and the difference with Fig. 5 is that the reference Vref of the average current loop 300 in Fig. 6 adopts Another way to generate a sine half-wave reference module with a constant amplitude; referring to Figure 6, the sine half-wave reference module Vref includes a divider, a transistor Q b1 , a resistor R b1 , a resistor R b2 , a resistor R b3 , a capacitor C b1 , Mirror current source I and mirror current source II; one end of the resistor R b1 is connected to the high-level output end of the flyback LED driver input rectifier B1 , the other end of the resistor R b1 is connected to the collector and base of the transistor Q b1 , and the transistor Q The emitter of b1 is grounded, the collector and base of transistor Q b1 are connected to the input terminals of mirror current source I and mirror current source II respectively, the output of mirror current source I is connected to one end of resistor R b2 , one end of capacitor C b1 and The divisor end B of the divider is connected, the other end of the resistor R b2 is grounded to the other end of the capacitor C b1 , the output of the mirror current source II is connected to one end of the resistor R b3 and the dividend end A of the divider; the transistor Q b1 and the resistor R b1 is used to convert the sinusoidal half-wave voltage signal output by the flyback LED driver input rectifier B1 into a current signal; the mirror current module I obtains a sinusoidal half-wave current signal proportional to the current flowing through the R b1 branch, and passes through the resistor Capacitance network R b2 and C b1 obtain a DC voltage signal proportional to the amplitude of the input AC voltage of the flyback LED driver, which is connected to the dividend terminal B of the divider; mirror current module II obtains a current proportional to the current flowing through the R b1 branch The sinusoidal half-wave current signal is converted into a voltage signal by the resistor R b3 , and sent to the divisor terminal A of the divider; the two signals are divided (A/B) in the divider, and the amplitude is generated at the output terminal of the divider A sinusoidal half-wave voltage reference signal that is constant and has the same frequency and phase as the output voltage waveform of the input rectifier. The current mirror module can be composed of metal oxide semiconductor field effect transistors or bipolar transistors, which belongs to the known technology.

本实用新型可以应用到隔离型输出,也可以应用到非隔离型输出。图7为本实用新型与一种非隔离的升降压(buck-boost)电路的主电路连接示意图;其中,各模块的具体实现可参考图2,图4~图6中所示的具体实施例。The utility model can be applied to isolated output, and can also be applied to non-isolated output. Fig. 7 is a schematic diagram of the main circuit connection between the utility model and a non-isolated buck-boost circuit; wherein, the specific implementation of each module can refer to Fig. 2, and the specific implementation shown in Fig. 4 to Fig. 6 example.

本实用新型包括的具体模块如峰值电流采样保持电路100、副边电流模拟模块200和正弦半波信号基准产生电路等,本领域技术人员可以在不违背其精神的前提下,可以有多种实施方式,或通过各种不同的组合方式,形成不同的具体实施例,这里不再详细描述。The specific modules included in the utility model, such as the peak current sampling and holding circuit 100, the secondary current analog module 200 and the sine half-wave signal reference generation circuit, etc., can be implemented in various ways by those skilled in the art without violating its spirit. way, or through various combinations to form different specific embodiments, which will not be described in detail here.

无论上文说明如何详细,还有可以有许多方式实施本实用新型,说明书中所述的只是本实用新型的一个具体实施例子。凡根据本实用新型精神实质所做的等效变换或修饰,都应涵盖在本实用新型的保护范围之内。No matter how detailed the above description is, there are many ways to implement the utility model, and what is described in the description is only a specific implementation example of the utility model. All equivalent transformations or modifications made according to the spirit of the utility model shall fall within the protection scope of the utility model.

Claims (10)

1.一种LED驱动器原边恒流控制装置,包括峰值采样保持模块、副边电流模拟模块、平均电流环、锯齿波产生模块、比较模块、电感电流过零检测模块、驱动脉冲产生模块和驱动模块,其特征在于:1. A constant current control device for the primary side of an LED driver, including a peak sampling and holding module, a secondary side current simulation module, an average current loop, a sawtooth wave generation module, a comparison module, an inductor current zero-crossing detection module, a driving pulse generation module and a driver module, characterized in that: 峰值采样保持模块的输出端接副边电流模拟模块的输入端,副边电流模拟模块的输出端接平均电流环的输入端,平均电流环的输出端接比较模块的一个输入端,比较模块的另一个输入端接锯齿波产生模块的输出端,比较模块的输出端接驱动脉冲产生模块的一个输入端,驱动脉冲产生模块的另一个输入端接电感电流过零检测模块的输出端,驱动脉冲产生模块的输出端接驱动模块;The output terminal of the peak sample and hold module is connected to the input terminal of the secondary current analog module, the output terminal of the secondary current analog module is connected to the input terminal of the average current loop, the output terminal of the average current loop is connected to an input terminal of the comparison module, and the output terminal of the comparison module is The other input terminal is connected to the output terminal of the sawtooth wave generating module, the output terminal of the comparison module is connected to one input terminal of the driving pulse generating module, the other input terminal of the driving pulse generating module is connected to the output terminal of the inductor current zero-crossing detection module, and the driving pulse The output terminal of the generating module is connected to the driving module; 所述的平均电流环包括输入电阻R22、补偿网络、电压基准Vref和运算放大器,副边电流模拟模块的输出经电阻R22接到平均电流环中的运算放大器的负端输入,运算放大器正端输入接电压基准Vref,补偿网络的一端与运算放大器负端输入连接,补偿网络的另一端与运算放大器输出端连接;The average current loop includes an input resistor R22 , a compensation network, a voltage reference Vref and an operational amplifier, the output of the secondary current analog module is connected to the negative terminal input of the operational amplifier in the average current loop through the resistor R22 , and the positive input of the operational amplifier is The terminal input is connected to the voltage reference Vref, one end of the compensation network is connected to the negative terminal input of the operational amplifier, and the other end of the compensation network is connected to the output terminal of the operational amplifier; 所述的锯齿波产生模块包括直流电压源VDD、直流电流源IDC、电容C33和开关S33,直流电流源IDC的输入端与直流电压源VDD连接,输出端接电容C33的一端和开关S33的一端,并作为锯齿波产生模块的输出端;电容C33的另一端和开关S33的另一端相连之后接地,开关S33的控制端接驱动产生模块的反相输出端 The sawtooth wave generation module includes a DC voltage source V DD , a DC current source I DC , a capacitor C 33 and a switch S 33 , the input terminal of the DC current source I DC is connected to the DC voltage source V DD , and the output terminal is connected to the capacitor C 33 One end of the capacitor C33 and one end of the switch S33 are used as the output end of the sawtooth wave generation module; the other end of the capacitor C33 is connected to the other end of the switch S33 and then grounded, and the control end of the switch S33 is connected to the inverting output of the drive generation module end 所述的比较模块包括第一比较器U1,第一比较器U1的负端输入接平均电流环的输出端,第一比较器U1的正端输入接锯齿波产生模块的输出;The comparison module includes a first comparator U1 , the negative terminal input of the first comparator U1 is connected to the output terminal of the average current loop, and the positive terminal input of the first comparator U1 is connected to the output of the sawtooth wave generation module; 所述的电感电流过零检测模块包括第二比较器U2和延时模块,第二比较器U2的负端输入接反激式LED驱动器变压器的辅助绕组异名端,U2的正端输入接地;延时模块的一端与第二比较器U2的输出端连接,延时模块的另一端作为电感电流过零检测模块的输出端;The inductance current zero-crossing detection module includes a second comparator U2 and a delay module, the negative terminal input of the second comparator U2 is connected to the opposite end of the auxiliary winding of the flyback LED driver transformer, and the positive terminal of U2 The input is grounded; one end of the delay module is connected to the output end of the second comparator U2 , and the other end of the delay module is used as the output end of the inductor current zero-crossing detection module; 所述的驱动脉冲产生模块采用RS触发器,RS触发器的R脚接比较模块的输出端,RS触发器的S脚接电感电流过零检测模块的输出端,驱动脉冲产生模块的输出经驱动模块送到反激式LED驱动器原边开关管Q1的门极,驱动脉冲产生模块的输出同时作为副边电流模拟模块中的开关S11的控制信号。Described driving pulse generation module adopts RS flip-flop, the R foot of RS flip-flop connects the output end of comparison module, the S foot of RS flip-flop connects the output end of inductor current zero-crossing detection module, the output of driving pulse generation module is driven The module is sent to the gate of the primary switch tube Q1 of the flyback LED driver, and the output of the driving pulse generation module is also used as the control signal of the switch S11 in the secondary current simulation module. 2.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的副边电流模拟模块包括电阻R11和开关S11;电阻R11的一端接峰值采样保持模块的输出端,电阻R11的另一端接开关S11的一端并作为副边电流模拟模块的输出端,开关S11的另一端接地,开关S11的控制端接驱动产生模块的正相输出端Q。2. A kind of LED driver primary side constant current control device according to claim 1, it is characterized in that: described secondary side current simulation module comprises resistance R 11 and switch S 11 ; One end of resistance R 11 is connected with peak value sampling and holding The output end of the module, the other end of the resistor R 11 is connected to one end of the switch S 11 and used as the output end of the secondary current simulation module, the other end of the switch S 11 is grounded, and the control end of the switch S 11 is connected to the positive phase output of the drive generation module Terminal Q. 3.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的副边电流模拟模块包括电阻R11、开关S11和反相器U11,电阻R11的一端接峰值采样保持模块的输出端,电阻R11的另一端接开关S11的一端并作为副边电流模拟模块的输出端,开关S11的另一端接地,开关S11的控制端接反相器U11的输出端,反相器U11的输入端接驱动脉冲产生模块的反相输出端
Figure FSA00000291937000021
3. A LED driver primary side constant current control device according to claim 1, characterized in that: said secondary side current simulation module includes a resistor R 11 , a switch S 11 and an inverter U 11 , and the resistor R 11 One end of the resistor R11 is connected to the output end of the peak sampling and holding module, the other end of the resistor R11 is connected to one end of the switch S11 as the output end of the secondary current analog module, the other end of the switch S11 is grounded, and the control end of the switch S11 is connected to the reverse The output terminal of the phaser U 11 , the input terminal of the inverter U 11 is connected to the inverting output terminal of the drive pulse generation module
Figure FSA00000291937000021
4.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的副边电流模拟模块包括开关S44、开关S55和反相器U22,开关S55的一端接峰值采样保持电路的输出端,开关S55的另一端与开关S44的一端相连后作为副边电流模拟模块电路的输出端,开关S44的另一端接地,开关S44控制端接驱动脉冲产生模块的正相输出端Q,S55的控制信号由驱动脉冲产生模块的正相输出端Q经反相器U22反相之后得到。4. A LED driver primary side constant current control device according to claim 1, characterized in that: said secondary side current simulation module includes a switch S 44 , a switch S 55 and an inverter U 22 , the switch S 55 One end of the switch S55 is connected to the output end of the peak sampling and holding circuit, the other end of the switch S55 is connected to one end of the switch S44 as the output end of the secondary current analog module circuit, the other end of the switch S44 is grounded, and the switch S44 controls the terminal The control signal of the positive-phase output terminal Q of the driving pulse generating module, S 55 is obtained by inverting the positive-phase output terminal Q of the driving pulse generating module through the inverter U22 . 5.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的副边电流模拟模块包括开关S44和开关S55,开关S55的一端接峰值采样保持电路的输出端,开关S55的另一端与开关S44的一端相连后作为副边电流模拟模块电路的输出端,开关S44的另一端接地,开关S44控制端接驱动脉冲产生模块的正相输出端Q,开关S55的控制端接驱动脉冲产生模块的反相输出端
Figure FSA00000291937000022
5. A LED driver primary side constant current control device according to claim 1, characterized in that: said secondary side current simulation module includes a switch S44 and a switch S55 , and one end of the switch S55 is connected to peak value sampling and holding At the output end of the circuit, the other end of the switch S55 is connected to one end of the switch S44 as the output end of the secondary current analog module circuit, the other end of the switch S44 is grounded, and the control terminal of the switch S44 is connected to the positive side of the drive pulse generation module. The phase output terminal Q, the control terminal of the switch S55 is connected to the inverting output terminal of the drive pulse generation module
Figure FSA00000291937000022
6.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的副边电流模拟模块包括开关S66和电阻R66,开关S66的一端接峰值采样保持电路的输出端,开关S66的另一端与接电阻R66的一端后作为副边电流模拟模块电路的输出端,电阻R66的另一端接地,开关S66的控制端直接接驱动脉冲产生模块的反相输出端
Figure FSA00000291937000023
6. A LED driver primary side constant current control device according to claim 1, characterized in that: said secondary side current simulation module includes a switch S66 and a resistor R66 , and one end of the switch S66 is connected to peak value sampling and holding The output end of the circuit, the other end of the switch S66 and one end of the resistor R66 are used as the output end of the secondary current analog module circuit, the other end of the resistor R66 is grounded, and the control end of the switch S66 is directly connected to the drive pulse generation module The inverting output of
Figure FSA00000291937000023
7.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的副边电流模拟模块包括开关S66、电阻R66和反相器U33,开关S66的一端接峰值采样保持电路的输出端,开关S66的另一端与接电阻R66的一端后作为副边电流模拟模块电路的输出端,电阻R66的另一端接地,开关S66的控制信号由驱动脉冲产生模块的正相输出端Q经反相器U33反相之后得到。7. A LED driver primary side constant current control device according to claim 1, characterized in that: said secondary side current simulation module includes a switch S 66 , a resistor R 66 and an inverter U 33 , the switch S 66 One end of the switch S66 is connected to the output end of the peak sampling and holding circuit, the other end of the switch S66 is connected to one end of the resistor R66 as the output end of the secondary current analog module circuit, the other end of the resistor R66 is grounded, and the control signal of the switch S66 It is obtained by inverting the positive phase output terminal Q of the driving pulse generating module through the inverter U33 . 8.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的电压基准Vref采用直流电压源。8. The LED driver primary side constant current control device according to claim 1, characterized in that: said voltage reference Vref adopts a DC voltage source. 9.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的电压基准Vref包括除法器、电阻Ra1、电阻Ra2、电阻Ra3、电阻Ra4和电容Ca1,Ra1一端接反激式LED驱动器输入整流器B1的高电平输出端,另一端与电阻Ra3和电容Ca1并联支路的一端相连后接到除法器的除数端B,电阻Ra3和电容Ca1并联的另一端接地,电阻Ra2的一端、电阻Ra4的一端与除法器的被除数端A连接,电阻Ra2的另一端接反激式LED驱动器输入整流器B1的高电平输出端,电阻Ra4的另一端接地。9. A LED driver primary side constant current control device according to claim 1, characterized in that: said voltage reference Vref comprises a divider, resistor R a1 , resistor R a2 , resistor R a3 , resistor R a4 and One end of the capacitor C a1 and R a1 is connected to the high-level output end of the flyback LED driver input rectifier B1 , and the other end is connected to one end of the parallel branch of the resistor R a3 and the capacitor C a1 , and then connected to the divisor end B of the divider. The other end of the parallel connection of resistor R a3 and capacitor C a1 is grounded, one end of resistor R a2 and one end of resistor R a4 are connected to the dividend terminal A of the divider, and the other end of resistor R a2 is connected to the flyback LED driver input rectifier B 1 High level output terminal, the other end of the resistor R a4 is grounded. 10.根据权利要求1所述的一种LED驱动器原边恒流控制装置,其特征在于:所述的电压基准Vref包括除法器、三极管Qb1、电阻Rb1、电阻Rb2、电阻Rb3、电容Cb1、第一镜像电流源和第二镜像电流源,电阻Rb1一端接反激式LED驱动器输入整流器B1的高电平输出端,电阻Rb1另一端接三极管Qb1的集电极和基极,三极管Qb1的发射极接地;三极管Qb1的集电极和基极分别接第一镜像电流源和第二镜像电流源的输入端,第一镜像电流源的输出端与电阻Rb2的一端、电容Cb1的一端、除法器的除数端B连接,电阻Rb2的另一端与电容Cb1的另一端接地;第二镜像电流源的输出端与电阻Rb3的一端、除法器的被除数端A连接;电阻Rb3的另一端接地。10. A LED driver primary side constant current control device according to claim 1, characterized in that: said voltage reference Vref comprises a divider, transistor Q b1 , resistor R b1 , resistor R b2 , resistor R b3 , Capacitor C b1 , the first mirror current source and the second mirror current source, one end of the resistor R b1 is connected to the high-level output end of the flyback LED driver input rectifier B1 , and the other end of the resistor R b1 is connected to the collector of the transistor Q b1 and The base, the emitter of the triode Q b1 is grounded; the collector and the base of the triode Q b1 are respectively connected to the input terminals of the first mirror current source and the second mirror current source, and the output terminal of the first mirror current source is connected to the resistor R b2 One end, one end of the capacitor C b1 , and the divisor end B of the divider are connected, and the other end of the resistor R b2 is connected to the other end of the capacitor C b1 ; the output end of the second mirror current source is connected to one end of the resistor R b3 , and the dividend of the divider Terminal A is connected; the other end of resistor R b3 is grounded.
CN2010205509903U 2010-09-30 2010-09-30 A LED driver primary side constant current control device Expired - Lifetime CN201805600U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010205509903U CN201805600U (en) 2010-09-30 2010-09-30 A LED driver primary side constant current control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010205509903U CN201805600U (en) 2010-09-30 2010-09-30 A LED driver primary side constant current control device

Publications (1)

Publication Number Publication Date
CN201805600U true CN201805600U (en) 2011-04-20

Family

ID=43875097

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010205509903U Expired - Lifetime CN201805600U (en) 2010-09-30 2010-09-30 A LED driver primary side constant current control device

Country Status (1)

Country Link
CN (1) CN201805600U (en)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101951716A (en) * 2010-09-30 2011-01-19 杭州电子科技大学 Constant-on-time primary side constant-current control device for LED driver with high power factor
CN102238793A (en) * 2011-07-18 2011-11-09 台达电子企业管理(上海)有限公司 Control circuit and control method of high-strength gas discharge lamp
CN102290972A (en) * 2011-08-15 2011-12-21 成都芯源系统有限公司 Switching power supply and control circuit and control method thereof
CN102299639A (en) * 2011-09-07 2011-12-28 上海三一精机有限公司 Flyback switching power supply
CN102355136A (en) * 2011-09-30 2012-02-15 浙江大学 Control method and control circuit for controlling output current of converter
CN102611316A (en) * 2012-04-01 2012-07-25 绍兴恒力特微电子有限公司 Flyback converter controlled constant-current output circuit and method
CN103151928A (en) * 2013-03-20 2013-06-12 深圳Tcl新技术有限公司 Switching power supply circuit and constant power output method thereof
CN103166443A (en) * 2011-12-12 2013-06-19 海洋王照明科技股份有限公司 Soft start control circuit and constant flow source drive circuit
CN103246302A (en) * 2012-02-03 2013-08-14 上海占空比电子科技有限公司 Output current sampling and constant output current control method
CN103347350A (en) * 2013-07-29 2013-10-09 常熟银海集成电路有限公司 Isolated constant-current LED (light-emitting diode) drive chip of peripheral circuit free of auxiliary winding of transformer
CN103354416A (en) * 2013-07-14 2013-10-16 郑儒富 Average-mode constant current control circuit and control method thereof
CN103631293A (en) * 2012-08-27 2014-03-12 上海占空比电子科技有限公司 Constant-current control circuit with power factor correction function and constant-current control method
CN104242650A (en) * 2014-09-09 2014-12-24 滁州市圣宏制造有限公司 Power supply circuit and power supply
CN104734477A (en) * 2013-12-19 2015-06-24 李永红 Output current limiting circuit and method
CN105244848A (en) * 2015-10-30 2016-01-13 杰华特微电子(杭州)有限公司 Overvoltage protection method and circuit
CN104101764B (en) * 2014-06-24 2017-04-12 暨南大学 Novel inductor current detection circuit applied to DC-DC converter
CN112019002A (en) * 2020-08-06 2020-12-01 杭州电子科技大学 A primary side constant current control device for LLC resonant converter

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101951716A (en) * 2010-09-30 2011-01-19 杭州电子科技大学 Constant-on-time primary side constant-current control device for LED driver with high power factor
CN101951716B (en) * 2010-09-30 2013-04-03 杭州电子科技大学 Constant-on-time primary side constant-current control device for LED driver with high power factor
CN102238793A (en) * 2011-07-18 2011-11-09 台达电子企业管理(上海)有限公司 Control circuit and control method of high-strength gas discharge lamp
CN102238793B (en) * 2011-07-18 2014-04-16 台达电子企业管理(上海)有限公司 Control circuit and control method of high-strength gas discharge lamp
CN102290972A (en) * 2011-08-15 2011-12-21 成都芯源系统有限公司 Switching power supply and control circuit and control method thereof
CN102290972B (en) * 2011-08-15 2014-03-19 成都芯源系统有限公司 Switching power supply and control circuit and control method thereof
CN102299639A (en) * 2011-09-07 2011-12-28 上海三一精机有限公司 Flyback switching power supply
CN102355136A (en) * 2011-09-30 2012-02-15 浙江大学 Control method and control circuit for controlling output current of converter
CN102355136B (en) * 2011-09-30 2013-10-02 浙江大学 Control method and control circuit for controlling output current of converter
CN103166443A (en) * 2011-12-12 2013-06-19 海洋王照明科技股份有限公司 Soft start control circuit and constant flow source drive circuit
CN103246302A (en) * 2012-02-03 2013-08-14 上海占空比电子科技有限公司 Output current sampling and constant output current control method
CN103246302B (en) * 2012-02-03 2015-12-16 上海占空比电子科技有限公司 A kind of output current sampling and constant output current control circuit and method
CN102611316A (en) * 2012-04-01 2012-07-25 绍兴恒力特微电子有限公司 Flyback converter controlled constant-current output circuit and method
CN102611316B (en) * 2012-04-01 2014-07-02 绍兴恒力特微电子有限公司 Flyback converter controlled constant-current output circuit
CN103631293A (en) * 2012-08-27 2014-03-12 上海占空比电子科技有限公司 Constant-current control circuit with power factor correction function and constant-current control method
CN103631293B (en) * 2012-08-27 2016-01-06 上海占空比电子科技有限公司 A kind of constant-current control circuit with power factor correction and method
CN103151928B (en) * 2013-03-20 2016-02-03 深圳Tcl新技术有限公司 Switching power circuit and constant power output method thereof
CN103151928A (en) * 2013-03-20 2013-06-12 深圳Tcl新技术有限公司 Switching power supply circuit and constant power output method thereof
CN103354416A (en) * 2013-07-14 2013-10-16 郑儒富 Average-mode constant current control circuit and control method thereof
CN103347350A (en) * 2013-07-29 2013-10-09 常熟银海集成电路有限公司 Isolated constant-current LED (light-emitting diode) drive chip of peripheral circuit free of auxiliary winding of transformer
CN104734477A (en) * 2013-12-19 2015-06-24 李永红 Output current limiting circuit and method
CN104101764B (en) * 2014-06-24 2017-04-12 暨南大学 Novel inductor current detection circuit applied to DC-DC converter
CN104242650A (en) * 2014-09-09 2014-12-24 滁州市圣宏制造有限公司 Power supply circuit and power supply
CN104242650B (en) * 2014-09-09 2017-01-11 深圳市昌豪微电子有限公司 Power supply circuit and power supply
CN105244848A (en) * 2015-10-30 2016-01-13 杰华特微电子(杭州)有限公司 Overvoltage protection method and circuit
CN105244848B (en) * 2015-10-30 2019-02-15 杰华特微电子(杭州)有限公司 Over-voltage protection method and circuit
CN112019002A (en) * 2020-08-06 2020-12-01 杭州电子科技大学 A primary side constant current control device for LLC resonant converter

Similar Documents

Publication Publication Date Title
CN201805600U (en) A LED driver primary side constant current control device
CN101951716B (en) Constant-on-time primary side constant-current control device for LED driver with high power factor
CN101925236B (en) Isolated high-power factor flyback type primary-side constant-current control device of LED driver
US7630221B2 (en) Bridgeless PFC circuit for CRM and controlling method thereof
US8625319B2 (en) Bridgeless PFC circuit for critical continuous current mode and controlling method thereof
CN201733500U (en) Primary-side constant-current control device of isolation-type flyback LED driver
CN101925237B (en) Primary constant-current control device of isolated type flyback converter
TWI326154B (en) Switching power supply circuit
CN102364857B (en) Primary side constant current switching power controller and method
US8213191B2 (en) Constant-current circuit capable of voltage compensation and zero-voltage switching
CN100446395C (en) Regulated switching power supply with voltage ripple detection circuit
CN103051198B (en) Staggered parallel flyback driving power supply
CN102364858B (en) Constant-current switching power supply controller capable of controlling through primary side and method
CN102946196B (en) High power factor constant current driving circuit and constant-current device
CN101552546A (en) Bridgeless power factor correction circuit for critical conduction mode and control method thereof
CN107733234B (en) Asymmetric control circuit suitable for resonant network semi-synchronous rectifier and control method thereof
CN103280963B (en) A kind of PFC control circuit reducing power tube conducting power consumption
CN101247072A (en) voltage regulation circuit
CN106255270B (en) Primary-side feedback flyback LED constant current driver based on power tube drain detection technology
CN104660028B (en) A kind of circuit of power factor correction
CN201733501U (en) Primary-side constant-current control device of LED driver
CN105048850B (en) A kind of single-stage ZVS types push-pull type high frequency link DC/AC converters
CN102969898A (en) Low-voltage wide-input three-level full-bridge converter and control method thereof
CN113676057B (en) A LLC synchronous rectification circuit based on secondary current simulation
CN101651425A (en) Synchronous rectification driving device

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned

Granted publication date: 20110420

Effective date of abandoning: 20130403

AV01 Patent right actively abandoned

Granted publication date: 20110420

Effective date of abandoning: 20130403

RGAV Abandon patent right to avoid regrant