CN201188634Y - Device for processing one-driving-two circuit signal and one-driving-two circuit - Google Patents

Device for processing one-driving-two circuit signal and one-driving-two circuit Download PDF

Info

Publication number
CN201188634Y
CN201188634Y CNU2008200798308U CN200820079830U CN201188634Y CN 201188634 Y CN201188634 Y CN 201188634Y CN U2008200798308 U CNU2008200798308 U CN U2008200798308U CN 200820079830 U CN200820079830 U CN 200820079830U CN 201188634 Y CN201188634 Y CN 201188634Y
Authority
CN
China
Prior art keywords
transmission line
resistance
link
circuit
impedance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNU2008200798308U
Other languages
Chinese (zh)
Inventor
何冲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Star Net Ruijie Networks Co Ltd
Original Assignee
Beijing Star Net Ruijie Networks Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Star Net Ruijie Networks Co Ltd filed Critical Beijing Star Net Ruijie Networks Co Ltd
Priority to CNU2008200798308U priority Critical patent/CN201188634Y/en
Application granted granted Critical
Publication of CN201188634Y publication Critical patent/CN201188634Y/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Dc Digital Transmission (AREA)

Abstract

The utility model relates to a device and a one-drive-two circuit for processing one-drive-two circuit signals. The device comprises a first connecting terminal, a second connecting terminal and a third connecting terminal, wherein, the first connecting terminal, the second connecting terminal and the third connecting terminal are respectively used for connecting a first transmission line, a second transmission line and a third transmission line; the first connecting terminal, the second connecting terminal and the third connecting terminal are respectively connected with at least one resistor; the resistors connected with the second connecting terminal and the third connecting terminal are connected in parallel; the resistor connected with the first connecting terminal is connected in series with the resistor connected with the second connecting terminal and the third connecting terminal; the total impedance of the device and the second transmission line and the third transmission line is equal to the impedance of the first transmission line. The device is arranged on the one-drive-two circuit, thereby ensuring the continuity and matching of the impedance on the transmission path in the one-drive-two circuit, eliminating multiple reflection of the high-speed signal and greatly optimizing the received signal at the receiving terminal.

Description

Handle a device and that drives two circuit signals and drive two circuit
Technical field
The utility model relates to a kind of one and drives two circuit engineerings, relates in particular to a kind ofly can optimize Signal Processing one that receiving terminal receives and drive the device and of two circuit signals and drive two circuit.
Background technology
In the prior art, one drives two circuit as shown in Figure 1, comprises sending signal end 1 and received signal end, and sending signal end is a device, is used to send signal, and the received signal end is two devices: first receiving terminal 2, second receiving terminal 3 all are used for received signal.Send signal end 1 and be also referred to as drive end 1, the received signal end is called load, and promptly first receiving terminal 2, second receiving terminal 3 are also referred to as first load 2, second load 3.The transmission line that sends between signal end 1 and the received signal end has crosspoint 4, the transmission line that sends between signal end 1 and the crosspoint 4 is first transmission line 51, and the transmission line between the crosspoint 4 and first receiving terminal 2, second receiving terminal 3 is respectively second transmission line 52, the 3rd transmission line 53.
In communication system, often use one to drive two circuit, the bifurcation 4 punishment forks of signal on printed circuit board (print circuitboard is called for short PCB) transmission path, bifurcation 4 is impedance discrete points.As shown in Figure 2, main and 3 the relating to parameters systems of the value of transmission line impedance, the firstth, the media type that PCB adopts, the secondth, the distance of transmission line and ground level, the 3rd is the width of transmission line.Obviously for for one deck, media type and transmission line are all fixed to the distance of ground level, and the value of transmission line impedance is mainly determined by the width of transmission line.First transmission line 51, the width of second transmission line 52 and the 3rd transmission line 53 is identical, and the width at 4 places, crosspoint changes, loss from transmission line, aspects such as technologic realizability and manufacturability are considered, one impedance of driving two circuited transmission is generally 50 ohm on the industrial standard, i.e. first transmission line 51, the impedance of second transmission line 52 and the 3rd transmission line 53 all is 50 ohm, and bifurcation 4 places since the width of transmission line change, its impedance and first transmission line 51, second transmission line 52 and the 3rd transmission line 53 differences, make one drive impedance on two circuited transmission in the crosspoint 4 places discontinuous, do not match.
When above-mentioned one drove in two circuit transmit high-speed signals, high speed signal ran into the unmatched place of impedance and will reflect, as shown in Figure 3.After the signal 14 that drive end 1 sends arrived first load 2, reflected signal 21 is to the drive end 1 and second load 3, and was same, and the signal 14 that drive end 1 sends arrives after second load 3, and reflected signal 31 is to the drive end 1 and first load 2; The reflection that these signals that reflect back can be again then so comes and goes and does not stop, and the signal that receiving terminal receives has had a strong impact on the quality of received signal as shown in Figure 4.
If do not have suitable circuit to eliminate these reflections at bifurcation 4, what signal can not stop repeatedly reflects between transmitting terminal and two receiving terminals back and forth, the situation that the waveform of reception can occur shaking, thus make the received signal termination receive wrong signal.Therefore, need to solve one and drive the unmatched problem of impedance that two circuit crosspoints are located.
The utility model content
The purpose of this utility model is to propose a kind of processing one device and that drives two circuit signals and drives two circuit, drives discontinuous, the unmatched problem of impedance on the two circuit transmission paths to solve one.
For achieving the above object, the utility model provides a kind of processing one to drive the device of two circuit signals, comprise first link, second link and the 3rd link, described first link, second link and the 3rd link are respectively applied for and are connected first transmission line, second transmission line and the 3rd transmission line;
Described first link, second link and the 3rd link are connected with at least one resistance respectively;
Be connected in parallel between the resistance that described second link and the 3rd link are connected;
The resistance that connects described first link is connected in series with being connected between the resistance that described second link and the 3rd link connect;
The total impedance of described device and described second transmission line, the 3rd transmission line equals the impedance of described first transmission line.
In the utility model the foregoing description, handle one and drive the device of two circuit signals by resistance is set, guarantee to equal the impedance of first transmission line with the total impedance of second transmission line, the 3rd transmission line, make that handling a device that drives two circuit signals can replace the crosspoint of driving in two circuit, thereby guarantee that the impedance in the transmission path that drives in two circuit is consistent, mates, solve the problem that high speed signal repeatedly reflects.
For achieving the above object, the utility model also provide a kind of be provided with above-mentioned processing one drive two circuit signals device one drive two circuit, comprise drive end, first load, second load, first transmission line, second transmission line and the 3rd transmission line, wherein, described drive end, first load and second load connect first link, second link and the 3rd link of described device respectively by described first transmission line, second transmission line and the 3rd transmission line.
Above-mentioned one drives two circuit by replacing the crosspoint with handling a device that drives two circuit signals, has guaranteed that one drives continuous, the coupling of the impedance on the transmission path in two circuit, thereby has eliminated the repeatedly reflection of high speed signal, has optimized the signal that receiving terminal receives greatly.
Below by drawings and Examples, the technical solution of the utility model is described in further detail.
Description of drawings
Fig. 1 is for one driving two electrical block diagrams in the prior art;
Fig. 2 is for one driving two schematic diagrames of circuit crosspoint on printed circuit board (PCB) in the prior art;
Fig. 3 is a schematic diagram of signal reflex when driving two circuit transmission high speed signals in the prior art;
Fig. 4 is for one driving the signal waveform schematic diagram that two circuit receiving terminals receive in the prior art;
Fig. 5 drives the structural representation of the device embodiment of two circuit signals for the utility model processing one;
Fig. 6 drives the structural representation of two circuit embodiments for the utility model one;
Fig. 7 above-mentioned one drives one in two circuit embodiments and drives two circuit models for what the utility model embodiment utilized that the SIGXP of simulation software builds;
Fig. 8 drives the signal waveform schematic diagram that receiving terminal that two circuit embodiments emulation obtain receives for the utility model one.
Embodiment
Fig. 5 drives the structural representation of the device embodiment of two circuit signals for the utility model processing one, handle a device that drives two circuit signals and comprise first link 6, second link 7 and the 3rd link 8, be respectively applied for connection first transmission line 51, second transmission line 52 and the 3rd transmission line 53; Described first link 6, second link 7 and the 3rd link 8 can be connected with at least one resistance respectively, first link 6 is connected with first resistance 61 in the present embodiment, second link 7 is connected with second resistance 71, the 3rd link 8 is connected with the 3rd resistance 81, first resistance 61, second resistance 71 and the 3rd resistance 81 all can repeat no more here by a plurality of resistance series, parallel or connection in series-parallel in conjunction with forming; The resistance that is connected with the 3rd link 8 with described second link 7, promptly be connected in parallel between second resistance 71 and the 3rd resistance 81, the resistance that connects described first link 6 is that first resistance 61 promptly is connected in series between second resistance 71, the 3rd resistance 81 with the resistance that is connected described second link 7 and 8 connections of the 3rd link; The described device and second transmission line 52, the total impedance of the 3rd transmission line 53 equals the impedance of first transmission line 51, in the present embodiment, first transmission line 51, second transmission line, 50 ohm of industrial standards are all adopted in the impedance of the 3rd transmission line, promptly, suppose first resistance 61, the impedance of second resistance 71 and the 3rd resistance 81 is respectively R1, R2 and R3, then R1+ (50+R2) // (50+R3)=50 ohm, wherein " // " expression is in parallel, and owing to connect first resistance 61, the device of second resistance 71 and the 3rd resistance 81 all may send or the meeting received signal, transfer of data is multidirectional, so R1=R2=R3, with the assurance device is symmetrical structure, thereby no matter be the device transmission signal of which end, Zhuan Zhi circuit structure all is the same hereto, can obtain first resistance 61, the impedance of second resistance 71 and the 3rd resistance 81 is 16.7 ohm.The total impedance of the described device and second transmission line 52, the 3rd transmission line 53 equals the impedance of first transmission line 51, make that handling a device that drives two circuit signals can replace the crosspoint of driving in two circuit, thereby guarantee that the impedance in the transmission path that drives in two circuit is consistent, mates, solve the problem that high speed signal repeatedly reflects.
First resistance 61, second resistance 71 contact arrangement successively with the 3rd resistance 81, and have common port in the foregoing description.First resistance 61 is between second resistance 71 and the 3rd resistance 81, and to guarantee the symmetry of second resistance 71 and the 3rd resistance 81 as far as possible, first resistance 61 also can be positioned at second resistance, 71 outsides, or is positioned at the 3rd resistance 81 outsides, repeats no more here.
Fig. 6 drives the structural representation of two circuit embodiments for the utility model one, and drive end 1 is connected with first load 2, second load 3 by device 9, wherein, installs 9 arbitrary devices for providing in the foregoing description.Drive end 1 is connected by first link 6 of first transmission line 51 with device 9, and first load 2 is connected by second link 7 of second transmission line 52 with device 9, and second load 3 is connected by the 3rd link 8 of the 3rd transmission line 53 with device 9.Because the total impedance of device 9 and second transmission line 52, the 3rd transmission line 53 is 50 ohm, avoided impedance discontinuous, a unmatched problem of driving crosspoint in two circuit, guaranteed that one drives in two circuit drive end 1 to the continuity of the transmission path middle impedance of load, make impedance matching in the transmission path, thereby eliminated the repeatedly reflex of high speed signal, guaranteed the accuracy of transmission signals.
Fig. 7 above-mentioned one drives one in two circuit embodiments and drives two circuit models for what the utility model embodiment utilized that the SIGXP of simulation software builds, and wherein, R51, R52, R53 are respectively the resistance on first transmission line 51, second transmission line 52, the 3rd transmission line 53.The signal waveform that the receiving terminal that adopts the model emulation among Fig. 7 to obtain receives as shown in Figure 8, eliminated repeatedly reflections affect after, the signal that receiving terminal receives has obtained optimization, becomes more accurate.
It should be noted that at last: above embodiment only in order to the explanation the technical solution of the utility model, is not intended to limit; Although the utility model is had been described in detail with reference to previous embodiment, those of ordinary skill in the art is to be understood that: it still can be made amendment to the technical scheme that aforementioned each embodiment put down in writing, and perhaps part technical characterictic wherein is equal to replacement; And these modifications or replacement do not make the essence of appropriate technical solution break away from the spirit and scope of each embodiment technical scheme of the utility model.

Claims (7)

1, the device of two circuit signals is driven in a kind of processing one, it is characterized in that, comprise first link, second link and the 3rd link, described first link, second link and the 3rd link are respectively applied for and are connected first transmission line, second transmission line and the 3rd transmission line;
Described first link, second link and the 3rd link are connected with at least one resistance respectively;
Be connected in parallel between the resistance that described second link and the 3rd link are connected;
The resistance that connects described first link is connected in series with being connected between the resistance that described second link and the 3rd link connect;
The total impedance of described device and described second transmission line, the 3rd transmission line equals the impedance of described first transmission line.
2, the device of two circuit signals is driven in processing one according to claim 1, it is characterized in that contact arrangement successively between the resistance.
3, the device of two circuit signals is driven in processing one according to claim 1 and 2, it is characterized in that, described first link, second link and the 3rd link all are connected with a resistance, are respectively first resistance, second resistance and the 3rd resistance, have common port.
4, the device of two circuit signals is driven in processing one according to claim 3, it is characterized in that, the impedance of described first resistance, second resistance and the 3rd resistance equates.
5, the device of two circuit signals is driven in processing one according to claim 3, it is characterized in that, the impedance of described first transmission line, second transmission line and the 3rd transmission line is 50 ohm, and the impedance of described first resistance, second resistance and the 3rd resistance is 16.7 ohm.
6, the device of two circuit signals is driven in processing one according to claim 3, it is characterized in that, described first resistance is between described second resistance and the 3rd resistance.
7, a kind of be provided with each described processing one among the claim 1-6 drive two circuit signals device one drive two circuit, comprise drive end, first load, second load, first transmission line, second transmission line and the 3rd transmission line, it is characterized in that, described drive end, first load and second load connect first link, second link and the 3rd link of described device respectively by described first transmission line, second transmission line and the 3rd transmission line.
CNU2008200798308U 2008-04-09 2008-04-09 Device for processing one-driving-two circuit signal and one-driving-two circuit Expired - Lifetime CN201188634Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNU2008200798308U CN201188634Y (en) 2008-04-09 2008-04-09 Device for processing one-driving-two circuit signal and one-driving-two circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNU2008200798308U CN201188634Y (en) 2008-04-09 2008-04-09 Device for processing one-driving-two circuit signal and one-driving-two circuit

Publications (1)

Publication Number Publication Date
CN201188634Y true CN201188634Y (en) 2009-01-28

Family

ID=40311655

Family Applications (1)

Application Number Title Priority Date Filing Date
CNU2008200798308U Expired - Lifetime CN201188634Y (en) 2008-04-09 2008-04-09 Device for processing one-driving-two circuit signal and one-driving-two circuit

Country Status (1)

Country Link
CN (1) CN201188634Y (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101262455B (en) * 2008-04-09 2012-05-23 北京星网锐捷网络技术有限公司 Device for processing one-drive and two-circuit signals and one drive and two circuits

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101262455B (en) * 2008-04-09 2012-05-23 北京星网锐捷网络技术有限公司 Device for processing one-drive and two-circuit signals and one drive and two circuits

Similar Documents

Publication Publication Date Title
CN202159271U (en) Device capable of automatically selecting CAN bus terminating resistor
CA2528392C (en) Multi-functional port
CN111427824A (en) Serial port communication circuit
CN110851386B (en) Interface configuration equipment
CN105159194A (en) Switching circuit and switching method for switching data receiving/sending operation of RS-485 serial port
CN201188634Y (en) Device for processing one-driving-two circuit signal and one-driving-two circuit
CN210490838U (en) Isolated communication circuit and system
CN101262455B (en) Device for processing one-drive and two-circuit signals and one drive and two circuits
CN101667991B (en) Method and device for setting pre-emphasis and/or equalization parameters
US7843281B2 (en) Circuit topology for multiple loads
US6744810B1 (en) Signal repeater for voltage intolerant components used in a serial data line
CN101419580A (en) Multi-load topological structure
CN101420250B (en) Switching device
CN201114493Y (en) Interface circuit and TV set with this circuit
CN211124025U (en) Multi-protocol simulation simulator
CN101217523A (en) A serial communication signal repairing device and the corresponding method
CN210721160U (en) Temperature control circuit and temperature control device
CN207909117U (en) A kind of distributed interface circuit for RS422 buses
CN112882978A (en) Serial data transmission device and method and data processing equipment
CN100521678C (en) Communication interface controller
CN101146144B (en) E1/T1 interface circuit and E1/T1 interface circuit device with master/slave structure
CN201689889U (en) Cascade circuit for physical layer of Ethernet
CN221101384U (en) PCIe communication module based on DP interface
CN210955059U (en) Conversion module based on flexible application of industrial mainboard serial port
JPH0370423B2 (en)

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned

Granted publication date: 20090128

Effective date of abandoning: 20080409