CN201044459Y - General serial bus chip - Google Patents
General serial bus chip Download PDFInfo
- Publication number
- CN201044459Y CN201044459Y CNU2007201491966U CN200720149196U CN201044459Y CN 201044459 Y CN201044459 Y CN 201044459Y CN U2007201491966 U CNU2007201491966 U CN U2007201491966U CN 200720149196 U CN200720149196 U CN 200720149196U CN 201044459 Y CN201044459 Y CN 201044459Y
- Authority
- CN
- China
- Prior art keywords
- serial bus
- universal serial
- controller
- data
- interface controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000005540 biological transmission Effects 0.000 claims description 20
- 238000012545 processing Methods 0.000 claims description 19
- 238000005070 sampling Methods 0.000 claims description 2
- 230000005236 sound signal Effects 0.000 claims description 2
- 238000013500 data storage Methods 0.000 claims 1
- 238000011161 development Methods 0.000 abstract description 2
- 238000000034 method Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000001514 detection method Methods 0.000 description 4
- 230000000295 complement effect Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 238000013519 translation Methods 0.000 description 2
- 125000004122 cyclic group Chemical group 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The utility model discloses a universal serial bus chip which comprises a front-end data flow controller, a universal serial bus interface controller, a protocol analysis controller and a universal serial bus physical layer. The front-end data flow controller is connected with the universal serial bus interface controller and sends the acquired data to the universal serial bus interface controller; the universal serial bus interface controller is respectively connected with the protocol analysis controller and the universal serial bus physical layer, sends the data acquired from the front-end data flow controller to the universal serial bus physical layer, or sends the data acquired from universal serial bus physical layer to the front-end data flow controller. The utility model embodiment saves the cost of the users by integrating video classes, audio classes and storage classes into the same chip; is convenient to be used by users due to the fact that the development of a PC drive is not needed.
Description
Technical Field
The utility model relates to a microelectronics technical field especially relates to integrated circuit design technical field.
Background
The Universal Serial Bus (USB) is recognized by users due to its advantages such as speed and good versatility, and has become a standard interface of a PC, so that USB standard devices are more and more widely used and have more and more types, such as Video (USB Video Class), Audio (USB Audio Class), and storage (Massstorage). The USB standard equipment needs to be completed through a USB chip when exchanging data with a PC, and no chip integrating video, audio and storage is available at present.
Disclosure of Invention
In view of the problems existing in the prior art, an object of the embodiments of the present invention is to provide a usb chip, which integrates video, audio, and storage into a single chip to achieve the purpose of saving user cost; another embodiment of the present invention provides a usb chip, which integrates CMOS image processing into the usb chip to achieve the purpose of saving user cost.
The embodiment of the utility model provides an aim at realizes through following technical scheme:
the embodiment of the utility model provides a universal serial bus chip, include:
a front-end data flow controller for data transmission and control, said data including at least two of storage class data, audio class data and video class data; the universal serial bus interface controller is used for translating the data received from the front-end data flow controller and detecting events on the universal serial bus; a protocol interpretation controller for interpreting a protocol; a universal serial bus physical layer for converting the format of the data obtained from the universal serial bus interface controller and converting the differential signal on the universal serial bus into a digital signal;
the front-end data flow controller is connected with the universal serial bus interface controller and sends the obtained data to the universal serial bus interface controller; the universal serial bus interface controller is respectively connected with the protocol interpretation controller and the universal serial bus physical layer, and sends the data obtained from the front-end data flow controller to the universal serial bus physical layer or sends the data obtained from the universal serial bus physical layer to the front-end data flow controller.
The utility model discloses another embodiment provides a universal serial bus chip, include:
an image sensor for transmitting and controlling video data; an image processor for processing the obtained image data; a universal serial bus interface controller for translating the video data received from the front end data flow controller and detecting the event on the universal serial bus; a protocol interpretation controller for controlling the universal serial bus interface controller to interpret the video protocol; a universal serial bus physical layer for converting the format of the data obtained from the universal serial bus interface controller and converting the differential signal on the universal serial bus into a digital signal;
the image processor is connected with the image processor, the image processor is connected with the universal serial bus interface controller, and the obtained video data is sent to the universal serial bus interface controller; the universal serial bus interface controller is respectively connected with the protocol interpretation controller and the universal serial bus physical layer, and sends the video data obtained from the front-end data flow controller to the universal serial bus physical layer, or sends the video data obtained from the universal serial bus physical layer to the front-end data flow controller.
According to the technical scheme provided by the embodiment of the utility model, the embodiment of the utility model provides a universal serial bus chip, through integrating video, audio and storage types on the same chip, the purpose of saving user cost is achieved; another embodiment of the present invention provides a usb chip, which integrates CMOS image processing into the usb chip to achieve the purpose of saving user cost.
Drawings
Fig. 1 is a schematic structural diagram of a usb chip according to an embodiment of the present invention;
fig. 2 is a block diagram of an internal structure of a CMOS image sensor according to an embodiment of the present invention;
fig. 3 is a schematic diagram of an internal structure of the USB interface controller according to the embodiment of the present invention;
fig. 4 is a schematic diagram of an internal structure of a USB physical layer according to an embodiment of the present invention;
fig. 5 is a flowchart illustrating the implementation control of the USB protocol interpretation according to the embodiment of the present invention;
fig. 6 is a schematic structural diagram of a usb chip according to another embodiment of the present invention.
Detailed Description
The following describes the usb chip according to an embodiment of the present invention in detail with reference to the accompanying drawings.
As shown in fig. 1, the embodiment of the present invention provides a universal serial bus chip specifically including: a front-end data flow controller, a USB interface controller, a protocol interpretation controller and a USB physical layer. The front-end data flow controller is connected with the USB interface controller and sends the read data to the USB controller; the USB interface controller is respectively connected with the protocol interpretation controller and the USB physical layer, packs the data obtained from the former-stage data flow controller according to the USB protocol specification, and sends the packed data to the USB physical layer.
The front-end data flow controller, the USB interface controller, the protocol interpretation controller and the USB physical layer are explained below separately.
1. A front-end data flow controller for transmission and control of data; in the utility model discloses in the implementation-specific implementation process, the front end data stream controller can include two kinds or three kinds among storage controller, audio encoder and the image processor, namely, the front end data stream controller can include storage controller and audio encoder, also can include storage controller and image processor, can also include storage controller, audio encoder and image processor. Wherein,
the audio encoder is respectively connected with the microphone and the USB interface controller and is used for sampling and encoding the sound signals obtained by the microphone and then sending the encoded data to the USB interface controller;
the image processor is respectively connected with the image sensor and the USB interface controller, is responsible for finishing the processing of image data, such as automatic/programmable white balance, automatic/programmable exposure control, automatic/programmable gain control and the like, and sends the processed data to the USB interface controller;
the storage controller can comprise a memory card controller or a flash memory controller, and can also comprise a flash memory controller and a flash memory controller; wherein,
a Memory Card controller, which is connected to the Memory Card and the USB interface controller respectively, and is used for identifying and reading/writing the Memory Card, and sending the read data to the USB interface controller or writing the data obtained from the USB interface controller into the Memory Card, wherein the Memory Card controller may be one or more of an SM (Smart Media) Card controller, a CF (compact flash, standard flash) Card controller, an MMC (Multi Media Card) controller, an SD (Secure Digital Card) controller, an MS (Memory Stick) controller, a tf (trans flash) Card controller, etc. in the specific implementation process of the embodiment of the present invention;
the storage controller is used for identifying and reading and writing the flash memory and converting a physical layer and a logic layer of the flash memory; the memory controller may include one or more of a Nand flash (Nand flash) controller, a Nor flash (Nor flash) controller, an And flash (And flash) controller, And the like;
here, only the most common memory card controller and memory controller are taken as examples for description, but it should be understood by those skilled in the art that the embodiments of the present invention can be applied to other types of memory controllers as well, and the principle is similar, and thus the description is omitted here.
The front-end data flow controller may further include:
the image sensor is connected to the image sensor, and is configured to complete processing and control of video data together with the image processor, in a specific implementation process of an embodiment of the present invention, the image sensor may be a CMOS (Complementary Metal Oxide Semiconductor) image sensor, and may also be a CCD (Charged Coupled Device) image sensor, and the like, and here, only the CMOS image sensor is taken as an example for description, and an internal structure of the CMOS image sensor is as shown in fig. 2, and mainly includes modules such as a pixel array and a data output interface. The utility model discloses in the concrete realization process of embodiment, image sensor can integrate the embodiment of the utility model provides an on the USB chip, can practice thrift the cost of production like this, of course, image sensor also can not be integrated on the USB chip, but outside being independent of the USB chip, its concrete realization scheme has the mature technology in prior art, and here is no longer repeated.
2. The USB interface controller is connected with the front end data flow controller and the protocol interpreter respectively, is responsible for completing protocol data translation and event detection on the bus, and is a core device for realizing USB transmission. Specifically, when USB data is transmitted on the bus in packet units, the start and end flags of the data packet need to be identified. The data check adopts a Cyclic Redundancy Check (CRC) method, and a corresponding CRC check is required when data is received or transmitted. The USB protocol specifies that a USB device should have several states: connection, power up, default, address assignment, configuration complete, and suspend. The transition between the states is accomplished by an event detection function on the bus. According to the difference of the D + and D-signal line levels on the USB bus, the bus has 4 states: j-state, K-state, SEO-state, and SEI-state. The length of the duration of the various states determines bus events on the bus such as reset signals, suspend notifications, and wake-up. Therefore, detection and determination of USB bus events is required to accomplish the proper transition between states. USB interface controllers are typically required to be USB Spec Rev2.0 compliant. The USB interface controller is mainly used for detecting events on a serial bus, carrying out protocol processing with a universal CMOS image sensor, a USB physical layer and/or a USB device controller and completing conversion among states; the internal structure of the USB interface controller is shown in fig. 3: comprises a USB protocol controller, a configurable RAM and a register set, wherein,
the USB protocol controller is used for realizing a protocol layer of a USB and carrying out protocol processing with the universal CMOS image sensor, the USB physical layer and/or the USB equipment controller;
a configurable RAM for allocating a buffer of a specified size for a transmission endpoint;
and the register group is used for realizing the control of transmission and the processing of requests. The register group comprises a main control register, a USB control register, a control endpoint register, a non-control endpoint register and a DMA (Direct memory Access) register, wherein,
the main control register controls the interrupt enable and saves the interrupt state;
the USB control register is used for controlling various events related to the USB host and storing the states of the corresponding events;
the control end point register is used for processing the USB request from the host and storing the state information in transmission;
a non-control endpoint register to configure, control, and operate the non-control endpoint;
and the DMA register is used for processing DMA related operations.
3. The protocol interpretation controller is connected with the USB interface controller and is responsible for finishing the protocol interpretation of video, audio and mass storage classes, the protocol interpreter can use the MCU to finish request processing and transaction transmission control, specifically, the USB protocol interpretation controller realizes the following tasks, thereby realizing the protocol interpretation of the video, audio and mass storage classes:
the USB controls data transmission and reception of an Endpoint (Endpoint 0).
Various descriptors of video class, audio class and mass storage class are transmitted through a control endpoint channel;
(descriptor) sending to the host;
responding to various requirements (Request) of the host computer and performing interpretation;
the protocol interpreter may also be implemented completely by hardware, i.e. a finite state machine is used to complete the request processing and transmission control, and the implementation process is specifically shown in fig. 4, and includes the following steps:
step 40, the protocol interpretation controller circularly detects the state of a register related to the interruption, judges whether the interruption occurs, and executes step 41 when the interruption is found;
step 41, reading corresponding register content;
and step 42, judging the type of the interrupt on the USB bus according to the content of the register. If the bus reset interrupt is present, go to step 43; if the control interrupt is positive, go to step 44;
step 43, the device controller will reset the USB bus;
step 44, judging whether the control input is interrupted or the control output terminal, if the control input terminal is the control input terminal, executing step 45; if the control output is interrupted, go to step 46;
step 45, the device controller sends the data requested by the host to a buffer area of the control endpoint;
step 46, the device controller obtains the data sent by the host computer to the control endpoint buffer area, and analyzes the data to generate a series of control signals;
step 47, judging whether the interruption is the non-control point interruption or not, and if the interruption is the non-control endpoint interruption, executing step 48; if the interrupt type is unknown, go to step 49;
step 48, the equipment controller carries out corresponding processing according to the configuration information of the endpoint;
and step 49, carrying out error processing.
4. And the USB physical layer of the universal serial bus is connected with the USB interface controller and is responsible for converting the differential signals on the USB bus into digital signals, performing related data format conversion and sending the converted data to the PC. Specifically, since the USB data transmission uses NRZI (non return to zero inversion) encoding and bit stuffing, encoding and decoding are required when serial data is transmitted or received. Data is transferred in bytes within the controller and therefore also requires serial-to-parallel conversion. The USB physical layer is fully compliant with USB Spec Rev2.0 and UTMI Spec Rev1.05. The internal structure of the USB physical layer is shown in fig. 5, and includes a full-speed transmission sending and receiving module, a high-speed transmission sending and receiving module, a sending control logic module, a receiving control logic module, a full-speed/high-speed transmission switching control module, and a clock module, wherein,
a full-speed transmission sending and receiving module for sending and receiving image data at full speed;
the high-speed transmission sending and receiving module is used for sending and receiving image data at high speed;
the sending control logic module is used for realizing protocol processing of the received data packet;
the receiving control logic module is used for restoring the acquired data packet according to the USB protocol;
the full-speed/high-speed transmission switching control module is used for switching between a full-speed transmission state and a high-speed transmission state;
and the clock module is used for providing a control clock for the sending control logic module and the receiving control logic module.
The utility model discloses another embodiment provides a universal serial bus chip specifically includes: the image sensor, the image processor, the usb interface controller, the protocol interpreter translator, and the usb physical layer are shown in detail in fig. 6, in which,
the image processor is connected with the image processor, the image processor is connected with the universal serial bus interface controller, and the obtained video data is sent to the universal serial bus interface controller; the universal serial bus interface controller is respectively connected with the protocol interpretation controller and the universal serial bus physical layer, and sends the video data obtained from the front-end data flow controller to the universal serial bus physical layer or sends the video data obtained from the universal serial bus physical layer to the front-end data flow controller;
the following is a detailed description.
The image sensor is connected with the image sensor and used for completing the processing and control of video data together with the image processor, in the specific implementation process of the embodiment of the present invention, the image sensor may be a CMOS (Complementary Metal Oxide Semiconductor) image sensor, a CCD (Charged Coupled Device) image sensor, etc., and the CMOS image sensor is only used as an example herein for explanation;
the image processor is respectively connected with the image sensor and the USB interface controller, is responsible for finishing the processing of image data, such as automatic/programmable white balance, automatic/programmable exposure control, automatic/programmable gain control and the like, and sends the processed data to the USB interface controller;
the universal serial bus interface controller is respectively connected with the front-end data flow controller and the protocol interpreter, is responsible for finishing protocol data translation and event detection on the bus, and is a core device for realizing USB transmission.
The protocol interpretation controller is used for controlling the universal serial bus interface controller to interpret the video protocol;
and the universal serial bus physical layer is connected with the USB interface controller and is responsible for converting the differential signals on the USB bus into digital signals, performing related data format conversion and sending the converted data to the PC.
According to the technical solution provided by the embodiment of the present invention, the universal serial bus chip provided by the embodiment of the present invention integrates at least two of video, audio and storage types on the same chip to achieve the purpose of saving user cost, and the universal serial bus chip provided by another embodiment of the present invention integrates a CMOS image sensor on a USB chip to achieve the purpose of saving user cost; and because the USB chip does not need the drive development of a PC, the purpose of facilitating the use of a user is achieved.
The above description is only a preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are all covered by the scope of the present invention. Therefore, the protection scope of the embodiments of the present invention shall be subject to the protection scope of the claims.
Claims (10)
1. A universal serial bus chip, comprising:
a front-end data flow controller for data transmission and control, said data including at least two of storage class data, audio class data and video class data; the universal serial bus interface controller is used for translating the data received from the front-end data flow controller and detecting events on the universal serial bus; a protocol interpretation controller for interpreting a protocol; a universal serial bus physical layer for converting the format of the data obtained from the universal serial bus interface controller and converting the differential signal on the universal serial bus into a digital signal;
the front-end data flow controller is connected with the universal serial bus interface controller and sends the obtained data to the universal serial bus interface controller; the universal serial bus interface controller is respectively connected with the protocol interpretation controller and the universal serial bus physical layer, and sends the data obtained from the front-end data flow controller to the universal serial bus physical layer and/or sends the storage data obtained from the universal serial bus physical layer to the front-end data flow controller.
2. The usb chip of claim 1, wherein the front-end data flow controller includes at least two of the following:
the data storage controller is used for controlling the storage device to read and write, and is connected with the universal serial bus interface controller;
the audio encoder is used for sampling and encoding the obtained sound signal and is connected with the universal serial bus interface controller;
and the image processor is used for processing the obtained image data and is connected with the universal serial interface controller.
3. The universal serial bus chip of claim 2, wherein the storage class controller comprises:
the memory card controller is used for controlling a memory card to read and write data and is connected with the universal serial bus interface controller;
and/or the presence of a gas in the gas,
and the flash memory controller is used for controlling the flash memory to read and write data and is connected with the universal serial bus interface controller.
4. The universal serial bus chip of claim 2, wherein the front-end data flow controller further comprises:
and the image sensor is used for acquiring video data and is connected with the image processor.
5. The universal serial bus chip of claim 2, wherein the image sensor comprises:
a CMOS image sensor.
6. The usb chip of claim 2, wherein the protocol interpretation controller includes at least two of the following:
the video protocol interpretation module is used for finishing the interpretation of the video protocol;
the audio class interpretation module is used for finishing the audio class protocol interpretation;
and the storage class protocol interpretation module is used for finishing the storage class protocol interpretation.
7. The universal serial bus chip of claim 3, wherein the memory card controller comprises one or more of:
an intelligent media card controller, a standard flash memory card controller, a multimedia card controller, a secure digital card controller, a memory stick controller, and a TF card controller.
8. The USB chip of claim 3, wherein the flash memory controller comprises one or more of:
a NAND flash memory controller, a NOR flash memory controller, and a flash memory controller.
9. A universal serial bus chip, comprising:
an image sensor for acquiring video data; an image processor for processing the obtained image data; a universal serial bus interface controller for translating the video data received from the front end data flow controller and detecting the event on the universal serial bus; a protocol interpretation controller for controlling the universal serial bus interface controller to interpret the video protocol; a universal serial bus physical layer for converting the format of the data obtained from the universal serial bus interface controller and converting the differential signal on the universal serial bus into a digital signal;
the image processor is connected with the image processor, the image processor is connected with the universal serial bus interface controller, and the obtained video data is sent to the universal serial bus interface controller; the universal serial bus interface controller is respectively connected with the protocol interpretation controller and the universal serial bus physical layer, and sends the video data obtained from the front-end data flow controller to the universal serial bus physical layer.
10. The universal serial bus chip of claim 9, wherein the image sensor comprises:
a CMOS image sensor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2007201491966U CN201044459Y (en) | 2007-05-18 | 2007-05-18 | General serial bus chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2007201491966U CN201044459Y (en) | 2007-05-18 | 2007-05-18 | General serial bus chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201044459Y true CN201044459Y (en) | 2008-04-02 |
Family
ID=39259352
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU2007201491966U Expired - Fee Related CN201044459Y (en) | 2007-05-18 | 2007-05-18 | General serial bus chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201044459Y (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106254800A (en) * | 2015-12-30 | 2016-12-21 | 合肥爱维信息科技有限公司 | Radio and television high definition all-in-one |
-
2007
- 2007-05-18 CN CNU2007201491966U patent/CN201044459Y/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106254800A (en) * | 2015-12-30 | 2016-12-21 | 合肥爱维信息科技有限公司 | Radio and television high definition all-in-one |
| CN106254800B (en) * | 2015-12-30 | 2019-08-20 | 合肥爱维信息科技有限公司 | Radio and television high definition all-in-one machine |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6941405B2 (en) | System and method capable of offloading converter/controller-specific tasks to a system microprocessor | |
| US7412553B2 (en) | Enhanced protocol conversion system capable of providing offloaded protocol instruction processing | |
| WO2021244194A1 (en) | Register reading/writing method, chip, subsystem, register group, and terminal | |
| US7028109B2 (en) | Data transfer control device including buffer controller with plurality of pipe regions allocated to plurality of endpoints | |
| TWI614608B (en) | Apparatus, system and method for communication of touch sensor information | |
| EP3844628B1 (en) | Slave-to-slave direct communication | |
| KR20180050728A (en) | Bridging and virtualizing input / output signals on multi-node networks | |
| CN101246465A (en) | General serial bus chip | |
| US20080251576A1 (en) | Card recognition system for recognizing standard card and non-standard card | |
| CN108268414B (en) | SD card driver based on SPI mode and control method thereof | |
| CN102073611B (en) | I2C bus control system and method | |
| US20070079015A1 (en) | Methods and arrangements to interface a data storage device | |
| CN104571942B (en) | Data-storage system and non-signal analysis method | |
| CN111124985A (en) | Read-only control method and device for mobile terminal | |
| CN101763324B (en) | Method for realizing equipment simulating and device thereof | |
| US7469304B2 (en) | Data transfer control device, electronic equipment, and method for a data transfer through a bus, the data transfer control device including a register and a packet buffer that are commonly used during a host operation and a peripheral operation | |
| CN201044459Y (en) | General serial bus chip | |
| US20090138673A1 (en) | Internal memory mapped external memory interface | |
| CN103838694A (en) | FPGA high-speed USB interface data reading method | |
| CN110765065A (en) | System on chip | |
| CN102841878B (en) | Internet security and acceleration (ISA) interface internet protocol (IP) core based on processor local bus (PLB) | |
| US8214569B2 (en) | Method for reading and writing non-standard register of serial advanced technology attachment (SATA) device | |
| CN107704417A (en) | The method and its communication system to be communicated with equipment under test | |
| JP2007299367A5 (en) | ||
| CN111651399A (en) | AI integrated circuit board and host computer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: BEIJING SUPERPIX MICRO TECHNOLOGY LIMITED Free format text: FORMER NAME: SIBIKE MICROELECTRONIC TECH CO., LTD., BEIJING |
|
| CP01 | Change in the name or title of a patent holder |
Address after: 100085 Beijing city Haidian District on the five Street No. 7 building two Room 201 Hao Hai Patentee after: Beijing SuperPix Micro Technology Limited Address before: 100085 Beijing city Haidian District on the five Street No. 7 building two Room 201 Hao Hai Patentee before: Sibike Microelectronic Tech Co., Ltd., Beijing |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080402 Termination date: 20150518 |
|
| EXPY | Termination of patent right or utility model |