CN1959513A - Array architecture of thin film transistor of bottom grid electrode, and fabricating method - Google Patents
Array architecture of thin film transistor of bottom grid electrode, and fabricating method Download PDFInfo
- Publication number
- CN1959513A CN1959513A CN 200510117619 CN200510117619A CN1959513A CN 1959513 A CN1959513 A CN 1959513A CN 200510117619 CN200510117619 CN 200510117619 CN 200510117619 A CN200510117619 A CN 200510117619A CN 1959513 A CN1959513 A CN 1959513A
- Authority
- CN
- China
- Prior art keywords
- lead
- thin film
- electrode
- film transistor
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
Abstract
A method for preparing bottom grid TFT array structure includes applying composite film formed by bottom layer of transparent conductive layer and top layer of metal conductive layer and prepared by the same process with preparing said array structure as conductive film of pixel driving electrode and bottom grid when TFT LCD and TFT array are prepared, reserving layer structure of composite film by bottom grid and removing off nontransparent metal layer to only reserve transparent conductive layer as transparent pixel driving electrode after product of said composite film is finished.
Description
Technical field
This invention belongs to Thin Film Transistor-LCD (TFT LCD) field, especially has more correlativity with thin film transistor (TFT) array (TFT Array).
Background technology
Therefore for large scale TFT LCD, the lead-in wire of TFT LCD array increases thereupon, keeps lower array lead resistance very crucial.Under the certain prerequisite of resistivity of material, the way that reduces TFT LCD array lead resistance is to make wideer, thicker lead-in wire.Usually wideer lead-in wire can reduce pixel aperture ratio, does not describe in detail at this.
At present, be used for the a-Si tft array structure of active LCD, the overwhelming majority adopts bottom grid back of the body raceway groove corrosion type tft array cellular construction, and the 5mask technology is the main flow technology of its realization.It among Fig. 1, Figure 1A and Figure 1B a kind of a large amount of at present bottom gate type tft array cellular construction that adopts typical 5Masks technology to make.Wherein, bottom gate electrode and grid lead form in same processing step, and thickness structure is identical.Usually, for guaranteeing the electric conductivity of grid lead, electrode is thicker, causes the out-of-flatness of TFT structure, and Fig. 1 C is seen in the 5mask technological process of its typical TFT cellular construction and this structure of realization.
This method has two restrictions to device architecture and technology, and the one, grid and grid lead homogeneity, isomorphism; The 2nd, grid lead must be made before structures such as gate insulation layer, active layer form.Under this restriction, when attempting when thickening electrode and reduce the grid lead resistance, bottom gate also thickens thereupon.This method can produce following negative effect, and the one, the step of the superstructure film of grid covers difficulty, easily produces defective; The 2nd, the planarization of whole tft array substrate descends, and follow-up Cell technology is had a negative impact; The 3rd, the restriction of production order is unfavorable for the global optimization of tft array lead-in wire.
In addition, reducing cost by simplifying processing step, also is that making is a kind of typical thinking of TFT device.More typically simplification technology has the half of utilization tone mask technology, is the 5mask work simplification 4mask technology, and wherein, a-Si active layer masking and source-drain electrode masking are merged into once.By the 4mask technology of half tone mask technology, a-Si active layer masking originally and source are leaked metal masking and are merged into masking 1 time.Generally to 5mask work simplification effect such as Fig. 2.Main effect is to have simplified the mask operation 1 time.Adopt dry etching if metal is leaked in the source, also may merge, further simplify with the dry etching of a-Si.But half tone masking technology difficulty is big, and it is also limited to simplify effect.The basis of simplifying technology be adjacent technological process roughly the same, method is similar, order is compatible.The bottom gate raceway groove corrosion type tft array structure of present main flow, metal (or ITO) layer that deposition and caustic solution are widely different and a-Si (or SiNx) layer are alternately, under the condition that does not change this structure, only the effect of carrying out work simplification by the variation (as half tone technology) of process is limited.
Summary of the invention
Therefore, the object of the invention provides a kind of array architecture of thin film transistor of bottom grid electrode that TFT structure planarization and lead-in wire electric conductivity are required that can satisfy preferably among the TFT LCD.Another object of the present invention is by simplifying the process for making of thin film transistor (TFT) array, reducing manufacturing cost.
To achieve these goals, the invention provides a kind of array architecture of thin film transistor of bottom grid electrode, comprise: glass substrate, be formed at the bottom gate electrode on the glass substrate, be formed at the CVD composite membrane that includes active channel on the bottom gate electrode, the source-drain electrode of raceway groove one end leaks lead-in wire with the source and links to each other, the source-drain electrode of the other end links to each other with the pixel drive contact conductor, bottom gate electrode links to each other with grid lead, it is characterized in that: described bottom gate electrode and grid lead two independent parts, its thickness, layer structure or material difference for making respectively.
Wherein said bottom gate electrode is the discontinuous structure of layer structure, it is covered the position by insulation course on it and grid lead is film formed by lower floor's transparency conducting layer and upper metal layers THIN COMPOSITE, not covered the position is transparency conducting layer, lower floor's transparency conducting layer and upper metal layers laminated film are ITO layer and metal M o layer, and transparency conducting layer is the ITO layer.Described source is leaked lead-in wire and is being connected by source leakage lead-in wire bonding line with the grid lead infall, the below that the lead-in wire bonding line is positioned at grid lead and source leakage lead-in wire is leaked in the source, and is separated by the compound film formed insulation course of CVD between source leakage lead-in wire bonding line and the grid lead.It is the discontinuous structure of layer structure that the lead-in wire bonding line is leaked in described source, it is covered the position by the insulation course on source leakage lead-in wire and the source leakage lead-in wire bonding line is that lower floor's transparency conducting layer and upper metal layers THIN COMPOSITE are film formed, not covered the position is transparency conducting layer, lower floor's transparency conducting layer and upper metal layers laminated film are ITO layer and metal M o layer, and transparency conducting layer is the ITO layer.Described bottom gate electrode and grid lead junction are that grid lead is descending at last, gate electrode.Described pixel drive electrode is connected by the pixel drive contact conductor with the source-drain electrode of thin film transistor (TFT) active channel one end, and the pixel drive contact conductor is positioned on the pixel drive electrode.The pixel drive electrode of described grid lead below the adjacent lines respective pixel of a side and array extends to this grid lead forms memory capacitance, and its dielectric layer is the CVD composite membrane.
To achieve these goals, the invention provides a kind of making array architecture of thin film transistor of bottom grid electrode method, this method comprises: lead-in wire bonding line step is leaked in the pixel drive electrode, gate electrode, the source that form lower floor's transparency conducting layer and upper metal layers complex thin film structure on glass substrate; On the gate electrode, on the adjacent pixels drive electrode, the source leaks and to form film crystal tube portion, memory capacitance dielectric layer part and source on the lead-in wire bonding line respectively and leak insulation course step on the lead-in wire bonding line; Form grid lead, source leakage lead-in wire, pixel drive contact conductor step; Peel off the conducting channel step of laminated film, formation thin film transistor (TFT); Form the passivation layer step.
It is to use the method for magnetron sputtering that lead-in wire bonding line step is leaked in wherein said formation pixel drive electrode, gate electrode, source, on glass substrate, form the laminated film of lower floor's transparency conducting layer and upper metal layers, carry out mask then, and, form pixel drive electrode, gate electrode and source and leak lead-in wire bonding line figure with corresponding corrosive liquid corrosion upper metal layers and lower floor's transparency conducting layer.The described laminated film step of peeling off is the composite membrane wet etching, and it is after forming grid lead, source leakage lead-in wire, pixel drive contact conductor, obtains by increase etching time and/or change mordant means.The laminated film that described lower floor transparency conducting layer and upper metal layers constitute is ITO layer and metal M o layer.Described film crystal tube portion, the insulation course that leak on the lead-in wire bonding line in memory capacitance dielectric layer part and source is the SiNx/a-Si/n+a-Si composite membrane.The thickness of the gate electrode that described step forms is thinner than the thickness of grid lead.
By array architecture of thin film transistor of bottom grid electrode provided by the invention, because its bottom gate electrode can adopt different materials or structure etc. to make respectively with grid lead, thickness also can be selected respectively in the larger context on demand, therefore bottom gate electrode is done very thinly with respect to grid lead, therefore compare with the thick bottom gate electrode TFT structure of conventional 5Masks technology, each layer film such as gate insulation layer, active layer and lead-in wire electrode is all relative smooth, form good step coverage easily, reduce generation of defects.
Making array architecture of thin film transistor of bottom grid electrode method provided by the invention, the method by sputter forms transparency conducting layer/metal level composite membrane, and 1 mask technology and corresponding etching process form pixel drive electrode, bottom gate electrode figures simultaneously.Therefore and transparency conducting layer, metal all adopt wet etching usually, also might finish corrosion by the conversion etching condition in wet corrosion technique step.Might on the basis of original 5mask technology, reduce 1 mask technology, 1 sputtering technology and 1 wet corrosion technique like this, as shown in Figure 3, and reduce the cost of manufacture of thin film transistor (TFT).
Below in conjunction with Figure of description and specific embodiment, technical scheme of the present invention is described in further detail.
Description of drawings
Fig. 1 is a kind of typical 5mask technology bottom gate back of the body raceway groove corrosion type tft array unit vertical view;
Figure 1A is Figure 1A-A partial cross section figure;
Figure 1B is Figure 1B-B partial cross section figure;
Fig. 1 C is the 5mask process chart;
Fig. 2 is that the 4mask technology of half tone mask technology is generally to 5mask work simplification design sketch;
Fig. 3 is the constitutional diagram after the composite membrane deposit photoetching of the present invention;
Fig. 3 A is Fig. 3 A-A partial cross section figure;
Fig. 3 B is Fig. 3 B-B partial cross section figure;
Fig. 3 C is Fig. 3 C-C partial cross section figure;
Fig. 3 D is Fig. 3 D-D partial cross section figure;
Fig. 4 is the constitutional diagram after the CVD composite membrane deposit photoetching of the present invention;
Fig. 4 A is Fig. 4 A-A partial cross section figure;
Fig. 4 B is Fig. 4 B-B partial cross section figure;
Fig. 4 C is Fig. 4 C-C partial cross section figure;
Fig. 4 D is Fig. 4 D-D partial cross section figure;
Fig. 5 is the tft array cellular construction of processing step of the present invention after finishing;
Fig. 5 A is Fig. 5 A-A partial cross section figure;
Fig. 5 B is Fig. 5 B-B partial cross section figure;
Fig. 5 C is Fig. 5 C-C partial cross section figure;
Fig. 5 D is Fig. 5 D-D partial cross section figure;
Fig. 6 is a process chart of the present invention;
Fig. 7 is that technical matters of the present invention is generally to 5mask work simplification design sketch.
Identify among the figure:
1, substrate;
2-1, transparency conducting layer/metal level laminated film, pixel drive electrode part;
2-2, transparency conducting layer/metal level laminated film, the gate electrode part;
2-3, transparency conducting layer/metal level laminated film, source leak lead-in wire bonding line part;
Transparency conducting layer after 3-1, metal level are partly peeled off/metal level laminated film, pixel drive electrode part;
Transparency conducting layer after 3-2, metal level are partly peeled off/metal level laminated film, the gate electrode part;
Transparency conducting layer after 3-3, metal level are partly peeled off/metal level laminated film, source leak lead-in wire bonding line part;
4-1, TFT part;
The insulation course part on the lead-in wire bonding line is leaked in 4-2, source;
4-3, memory capacitance dielectric layer part;
5-1, lead-in wire electrode, the grid lead part;
5-2, lead-in wire electrode, lead portion is leaked in the source;
5-3, pixel drive contact conductor;
6, passivation layer.
Embodiment
Below in conjunction with description of drawings and specific embodiment, the present invention is further elaborated:
Referring to Fig. 5, shown in the figure a kind of employing tft array cellular construction of the present invention.Wherein, bottom gate electrode 3-2 is to make respectively of different processing steps with grid lead 5-1.Therefore, gate electrode 3-2 can form with the material of different materials, different resistance, different-thickness, different institutions with grid lead 5-1.Gate electrode and grid lead (seeing Fig. 1, Figure 1A and Figure 1B) among the TFT of the conventional bottom grating structure made from conventional 5Masks technology are compared, usually bottom gate electrode 3-2 is thinner, helps forming more smooth TFT structure (referring to Fig. 5, Fig. 5 A, Fig. 5 B, Fig. 5 C and Fig. 5 D).Grid lead 5-1 forms latter made at gate insulation layer and a-Si active layer, therefore can make with the TFT of conventional bottom grating structure in grid lead thickness suitable, to reduce the resistance of grid lead 5-1.
Concrete structure is, shown in Fig. 5, Fig. 5 A, Fig. 5 B, Fig. 5 C and 5D, lead-in wire bonding line 3-3 is leaked in pixel drive electrode 3-1 that forms on glass pole plate 1 and gate electrode 3-2 and source, and the position after these part composite membranes peel off is a transparency conducting layer, and material can be 500 ITO layers; The position of not peeled off is lower floor's transparency conducting layer and upper metal layers laminated film, and material is carved and is ITO/Mo (500 /300 ) composite membrane.On the gate electrode 3-2, the source leaks lead-in wire bonding line 3-3 and neighbor drive electrode and forms the TFT part 4-1 of structure of composite membrane and source near grid lead 5-1 edge and leak insulation course 4-2 and memory capacitance dielectric layer 4-3 figures on the lead-in wire bonding line, material is SiNx/a-Si/n+a-Si (4000 /1800 /400 ).Form grid lead 5-1 on the insulation course 4-2 on glass substrate 1, memory capacitance dielectric layer 4-3, gate electrode 3-2 and the source leakage lead-in wire bonding line, material is Mo/AlNd/Mo (500 /3000 /500 ).Leak formation source leakage lead-in wire 5-2 on lead-in wire bonding line 3-3, the TFT part 4-1 in glass substrate 1, source, material is Mo/AlNd/Mo (500 /3000 /500 ).At pixel drive electrode 3-1, glass substrate 1 and TFT part 4-1 go up and form pixel drive contact conductor 5-3, and material is Mo/AlNd/Mo (500 /3000 /500 ).The TFT conducting channel is formed between source on the TFT part 4-1 leaks.Passivation layer 6 is formed on the above-mentioned part, and material is SiNx (3000 ).
Making array architecture of thin film transistor of bottom grid electrode method of the present invention is to be benchmark with 5mask technology, can realize the simplification to technological process, thereby reduce cost.Contrast the typical 4mask technology of same purpose, work simplification efficient of the present invention is higher, and needn't adopt the difficult half tone mask technology of grasping, and technology controlling and process is relatively easy.
Its concrete method for making is that referring to Fig. 3, Fig. 3 A, Fig. 3 B, Fig. 3 C and Fig. 3 D, with the method for magnetron sputtering, sputtering sedimentation ITO layer and metal M o layer form ITO/Mo (500 /300 ) laminated film successively.Carry out masking then, and, form pixel drive electrode 2-1, gate electrode 2-2 and source and leak lead-in wire bonding line 2-3 figures with corresponding corrosive liquid corrosion Mo layer and ITO layer;
Referring to Fig. 4, Fig. 4 A, Fig. 4 B, Fig. 4 C and Fig. 4 D, use the PECVD method, successively deposit SiNx/a-Si/n+a-Si (4000 /1800 /400 ) composite membrane.Carry out masking then, and form the TFT part 4-1 of SiNx/a-Si/n+a-Si (4000 /1800 /400 ) composite membrane and insulation course 4-2 and the memory capacitance dielectric layer 4-3 figure on the source leakage lead-in wire cross-line with the method for RIE dry etching;
Referring to Fig. 5, Fig. 5 A, Fig. 5 B, Fig. 5 C and 5D, adopt magnetron sputtering technique, plated metal AlNd/Mo (3000 /500 ) successively.And photoetching forms the figure of grid lead-in wire 5-1, source leakage lead-in wire 5-2 and transparent pixels contact conductor 5-3 and periphery lead-in wire etc.;
At this moment, by increasing etching time and/or change mordant means, peel off lower floor's transparency conducting layer and upper metal layers laminated film pixel drive electrode part 2-1, make it to become transparent pixel drive electrode 3-1, transparency conducting layer/metal level composite membrane on the lead-in wire of gate electrode 2-2 and the source leakage simultaneously bonding line 2-3 is not insulated layer and lead-in wire photoresist covering part is also etched, and lead-in wire bonding line 3-3 is leaked in the gate electrode 3-2 and the source that form after laminated film is partly peeled off.
Before the lead-in wire corrosion was removed photoresist, the N+ layer with raceway groove top between the RIE dry etching TFT-LCD source leakage formed the TFT conducting channel;
Adopt pecvd process, deposit SiNx (3000 ), photoetching exposes outer lead electrode Pad then, forms TFT passivation layer 6.
Fig. 6 is seen in its concrete technological process.By above step, can realize tft array cellular construction shown in Figure 5.With respect to typical 5mask technology, its technological process has reduced 1 Sputter technology, 1 masking technology and 1 etch technology, referring to Fig. 7.
More than explanation and accompanying drawing illustrate specific implementations of the present invention, but it is self-evident, the present invention can carry out various distortion by those skilled in the art and implement, as the material of gate electrode and grid lead is taked different thickness, width, material, structure and shape etc., or change fabrication process condition or manufacturing process is complicated etc.The embodiment that has been out of shape like that etc. can not break away from technological thought of the present invention or prospect is individually understood, and must regard the structure and the method for making that comprise in the appending claims of the present invention as.
Claims (21)
1, a kind of array architecture of thin film transistor of bottom grid electrode, comprise: glass substrate, be formed at the bottom gate electrode on the glass substrate, be formed at the CVD composite membrane that includes active channel on the bottom gate electrode, the source-drain electrode of raceway groove one end leaks lead-in wire with the source and links to each other, the source-drain electrode of the other end links to each other with the pixel drive contact conductor, bottom gate electrode links to each other with grid lead, it is characterized in that: described bottom gate electrode and grid lead two independent parts, its thickness, layer structure or material difference for making respectively.
2, a kind of array architecture of thin film transistor of bottom grid electrode according to claim 1, it is characterized in that: described bottom gate electrode is the discontinuous structure of layer structure, it is covered the position by insulation course on it and grid lead is film formed by lower floor's transparency conducting layer and upper metal layers THIN COMPOSITE, and not covered the position is transparency conducting layer.
3, a kind of array architecture of thin film transistor of bottom grid electrode according to claim 2 is characterized in that: described lower floor transparency conducting layer and upper metal layers laminated film are ITO layer and metal M o layer, and transparency conducting layer is the ITO layer.
4, according to claim 1 or 2 or 3 described a kind of array architecture of thin film transistor of bottom grid electrode, it is characterized in that: described source is leaked lead-in wire and is being connected by source leakage lead-in wire bonding line with the grid lead infall, the below that the lead-in wire bonding line is positioned at grid lead and source leakage lead-in wire is leaked in the source, and is separated by the compound film formed insulation course of CVD between source leakage lead-in wire bonding line and the grid lead.
5, a kind of array architecture of thin film transistor of bottom grid electrode according to claim 4, it is characterized in that: described source is leaked the lead-in wire bonding line and is the discontinuous structure of layer structure, it is covered the position by the insulation course on source leakage lead-in wire and the source leakage lead-in wire bonding line is that lower floor's transparency conducting layer and upper metal layers THIN COMPOSITE are film formed, and not covered the position is transparency conducting layer.
6, a kind of array architecture of thin film transistor of bottom grid electrode according to claim 5 is characterized in that: described lower floor transparency conducting layer and upper metal layers laminated film are ITO layer and metal M o layer, and transparency conducting layer is the ITO layer.
7, according to claim 1 or 2 or 3 described a kind of array architecture of thin film transistor of bottom grid electrode, it is characterized in that: described bottom gate electrode and grid lead junction are that grid lead is descending at last, gate electrode.
8, a kind of array architecture of thin film transistor of bottom grid electrode according to claim 6 is characterized in that: described bottom gate electrode and grid lead junction are that grid lead is descending at last, gate electrode.
9, according to claim 1 or 2 or 3 described a kind of array architecture of thin film transistor of bottom grid electrode, it is characterized in that: described pixel drive electrode is connected by the pixel drive contact conductor with the source-drain electrode of thin film transistor (TFT) active channel one end, and the pixel drive contact conductor is positioned on the pixel drive electrode.
10, a kind of array architecture of thin film transistor of bottom grid electrode according to claim 8, it is characterized in that: described pixel drive electrode is connected by the pixel drive contact conductor with the source-drain electrode of thin film transistor (TFT) active channel one end, and the pixel drive contact conductor is positioned on the pixel drive electrode.
11, according to claim 1 or 2 or 3 described a kind of array architecture of thin film transistor of bottom grid electrode, it is characterized in that: the pixel drive electrode of described grid lead below the adjacent lines respective pixel of a side and array extends to this grid lead forms memory capacitance, and its dielectric layer is the CVD composite membrane.
12, a kind of array architecture of thin film transistor of bottom grid electrode according to claim 10, it is characterized in that: the pixel drive electrode of described grid lead below the adjacent lines respective pixel of a side and array extends to this grid lead forms memory capacitance, and its dielectric layer is the CVD composite membrane.
13, a kind of making array architecture of thin film transistor of bottom grid electrode method, this method comprises:
Lead-in wire bonding line step is leaked in the pixel drive electrode, gate electrode, the source that form lower floor's transparency conducting layer and upper metal layers complex thin film structure on glass substrate;
On the gate electrode, on the adjacent pixels drive electrode, the source leaks and to form film crystal tube portion, memory capacitance dielectric layer part and source on the lead-in wire bonding line respectively and leak insulation course step on the lead-in wire bonding line;
Form grid lead, source leakage lead-in wire, pixel drive contact conductor step;
Peel off laminated film, form thin film transistor (TFT) conducting channel step;
Form the passivation layer step.
14, a kind of method of making array architecture of thin film transistor of bottom grid electrode according to claim 13, it is characterized in that: it is to use the method for magnetron sputtering that lead-in wire bonding line step is leaked in described formation pixel drive electrode, gate electrode, source, on glass substrate, form the laminated film of lower floor's transparency conducting layer and upper metal layers, carry out mask then, and, form pixel drive electrode, gate electrode and source and leak lead-in wire bonding line figure with corresponding corrosive liquid corrosion upper metal layers and lower floor's transparency conducting layer.
15, according to claim 13 or 14 described a kind of methods of making array architecture of thin film transistor of bottom grid electrode, it is characterized in that: the described laminated film step of peeling off is the composite membrane wet etching, it is after forming grid lead, source leakage lead-in wire, pixel drive contact conductor, obtains by increase etching time and/or change mordant means.
16, according to claim 13 or 14 described a kind of methods of making array architecture of thin film transistor of bottom grid electrode, it is characterized in that: the laminated film that described lower floor transparency conducting layer and upper metal layers constitute is ITO layer and metal M o layer.
17, a kind of method of making array architecture of thin film transistor of bottom grid electrode according to claim 15 is characterized in that: the laminated film that described lower floor transparency conducting layer and upper metal layers constitute is ITO layer and metal M o layer.
18, according to claim 13 or 14 described a kind of methods of making array architecture of thin film transistor of bottom grid electrode, it is characterized in that: the insulation course that leak on the lead-in wire bonding line in described film crystal tube portion, memory capacitance dielectric layer part and source is the SiNx/a-Si/n+a-Si composite membrane.
19, a kind of method of making array architecture of thin film transistor of bottom grid electrode according to claim 17 is characterized in that: the insulation course that leak on the lead-in wire bonding line in described film crystal tube portion, memory capacitance dielectric layer part and source is the SiNx/a-Si/n+a-Si composite membrane.
20, according to claim 13 or 14 described a kind of methods of making array architecture of thin film transistor of bottom grid electrode, it is characterized in that: the thickness of described gate electrode is thinner than the thickness of grid lead.
21, a kind of method of making array architecture of thin film transistor of bottom grid electrode according to claim 19, it is characterized in that: the thickness of described gate electrode is thinner than the thickness of grid lead.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101176191A CN100454124C (en) | 2005-11-04 | 2005-11-04 | Array architecture of thin film transistor of bottom grid electrode, and fabricating method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101176191A CN100454124C (en) | 2005-11-04 | 2005-11-04 | Array architecture of thin film transistor of bottom grid electrode, and fabricating method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1959513A true CN1959513A (en) | 2007-05-09 |
| CN100454124C CN100454124C (en) | 2009-01-21 |
Family
ID=38071275
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005101176191A Active CN100454124C (en) | 2005-11-04 | 2005-11-04 | Array architecture of thin film transistor of bottom grid electrode, and fabricating method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100454124C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112490282A (en) * | 2020-12-03 | 2021-03-12 | Tcl华星光电技术有限公司 | Thin film transistor and preparation method thereof |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3423380B2 (en) * | 1993-11-18 | 2003-07-07 | キヤノン株式会社 | Liquid crystal display |
| JPH11258632A (en) * | 1998-03-13 | 1999-09-24 | Toshiba Corp | Array substrate for display device |
| JP2004253511A (en) * | 2003-02-19 | 2004-09-09 | Hitachi Displays Ltd | Display apparatus |
| CN100573914C (en) * | 2005-04-29 | 2009-12-23 | 友达光电股份有限公司 | Thin-film transistor element |
-
2005
- 2005-11-04 CN CNB2005101176191A patent/CN100454124C/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112490282A (en) * | 2020-12-03 | 2021-03-12 | Tcl华星光电技术有限公司 | Thin film transistor and preparation method thereof |
| US12068416B2 (en) | 2020-12-03 | 2024-08-20 | Tcl China Star Optoelectronics Technology Co., Ltd. | Thin film transistor and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100454124C (en) | 2009-01-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102148196B (en) | TFT-LCD (thin film transistor-liquid crystal display) array substrate and manufacturing method therefor | |
| CN1913163A (en) | Thin film transistor substrate and method of manufacturing the same | |
| CN103489876B (en) | A kind of array base palte and preparation method thereof, display device | |
| CN1208840C (en) | Active matrix substrate, display device and method of making active matrix substrate | |
| CN101561604B (en) | TFT-LCD array substrate structure and manufacturing method thereof | |
| CN103943628B (en) | TFT array substrate, manufacturing method and display panel thereof | |
| CN1551367A (en) | Thin film transistor array substrate and method of fabricating the same | |
| CN102598230B (en) | The mask level of MOFET reduces | |
| CN101078843A (en) | TFT LCD array substrate structure and its production method | |
| CN1992370A (en) | Organic thin film transistor and method for manufacturing the same | |
| CN1945838A (en) | TET LCD array substrate structure and its producing method | |
| CN104091810A (en) | Array substrate, manufacturing method thereof and display device | |
| CN105304643A (en) | TFT array substrate and preparation method thereof | |
| CN1252529C (en) | Method of increasing the conductivity of a transparent conductive layer | |
| CN103293797B (en) | A kind of thin-film transistor LCD device and preparation method thereof | |
| CN1293625C (en) | Thin film transistor array substrate mfg. method and structure | |
| CN101075048A (en) | LCD array substrate with patterned buffer layer | |
| CN104716157A (en) | Array substrate of organic light-emitting display device and manufacturing method thereof | |
| CN1740882A (en) | Array base plate for liquid crystal display and producing method thereof | |
| CN1614492A (en) | Thin film transistor substrate using a horizontal electric field and fabricating method thereof | |
| CN1959509A (en) | Pixel structure of liquid crystal display of thin film transistor, and fabricating method | |
| CN103531639A (en) | Thin film transistor, preparation method of thin film transistor, array substrate and display device | |
| CN1606162A (en) | Thin film transistor array substrate and method of manufacturing the same | |
| CN1959513A (en) | Array architecture of thin film transistor of bottom grid electrode, and fabricating method | |
| CN1295556C (en) | Active matrix display substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20071019 Address after: No. 8 West Central Road, Beijing economic and Technological Development Zone Applicant after: Beijing BOE Photoelectricity Science & Technology Co., Ltd. Co-applicant after: BOE Technology Group Co., Ltd. Address before: No. 10 Jiuxianqiao Road, Beijing, Chaoyang District Applicant before: BOE Technology Group Co., Ltd. |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |