CN1909246A - Insulated gate semiconductor device and manufacturing method thereof - Google Patents
Insulated gate semiconductor device and manufacturing method thereof Download PDFInfo
- Publication number
- CN1909246A CN1909246A CNA2006101063997A CN200610106399A CN1909246A CN 1909246 A CN1909246 A CN 1909246A CN A2006101063997 A CNA2006101063997 A CN A2006101063997A CN 200610106399 A CN200610106399 A CN 200610106399A CN 1909246 A CN1909246 A CN 1909246A
- Authority
- CN
- China
- Prior art keywords
- electrode layer
- electrode
- semiconductor device
- dielectric film
- peristome
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 68
- 238000004519 manufacturing process Methods 0.000 title claims description 16
- 150000004767 nitrides Chemical class 0.000 claims abstract description 43
- 229910052751 metal Inorganic materials 0.000 claims abstract description 31
- 239000002184 metal Substances 0.000 claims abstract description 31
- 239000000758 substrate Substances 0.000 claims description 20
- 239000010931 gold Substances 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 5
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 3
- 239000004411 aluminium Substances 0.000 claims description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- 239000010410 layer Substances 0.000 abstract description 130
- 239000011229 interlayer Substances 0.000 abstract description 15
- 230000005496 eutectics Effects 0.000 abstract description 10
- 238000000926 separation method Methods 0.000 abstract 2
- 239000013078 crystal Substances 0.000 abstract 1
- 238000000059 patterning Methods 0.000 abstract 1
- 108091006146 Channels Proteins 0.000 description 23
- 229910000838 Al alloy Inorganic materials 0.000 description 19
- 238000005530 etching Methods 0.000 description 13
- 230000003647 oxidation Effects 0.000 description 10
- 238000007254 oxidation reaction Methods 0.000 description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 10
- 229920005591 polysilicon Polymers 0.000 description 10
- 210000000746 body region Anatomy 0.000 description 9
- 208000037656 Respiratory Sounds Diseases 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000001312 dry etching Methods 0.000 description 6
- 239000012535 impurity Substances 0.000 description 6
- 239000000203 mixture Substances 0.000 description 6
- 230000009467 reduction Effects 0.000 description 6
- 230000008719 thickening Effects 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 230000006378 damage Effects 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000009825 accumulation Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005253 cladding Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 230000008676 import Effects 0.000 description 2
- 210000001503 joint Anatomy 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 229910010282 TiON Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- GDFCWFBWQUEQIJ-UHFFFAOYSA-N [B].[P] Chemical compound [B].[P] GDFCWFBWQUEQIJ-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000009958 sewing Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 150000003608 titanium Chemical class 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2224/05187—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49107—Connecting at different heights on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7808—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a breakdown diode, e.g. Zener diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
The invention is to solve the problem that, although in the prior art one metal electrode layer is adapted to make contact with an element region and a bonding wire has been fixed onto the metal electrode layer, so that for reducing on-resistance of an apparatus it is desired that the thickness of the metal electrode layer is made thick but there is limit in accuracy of patterning, and when an Au fine line is adopted as a bonding wire, an Au/Al eutectic crystal layer is formed with the lapse of time to apply pressure to an interlayer dielectric of the element region. The metal electrode layer is configured as two layers. A first electrode layer is patterned with a fine separation distance according to the element region as in the prior art. In contrast, a second electrode layer may come into contact with the first electrode layer without causing any problem even if the separation distance is increased. That is, the second electrode layer may be made a desired thickness. Further, it is possible, even if volume expansion happens owing to the Au/Al eutectic layer, to prevent its stress from being transmitted to the element region by disposing a nitride film on the first electrode layer located below a wire bonded region.
Description
Technical field
The present invention relates to insulated gate semiconductor device and manufacture method thereof, bad insulated gate semiconductor device that is improved and manufacture method thereof when particularly relating to the reduction of the connection resistance that makes device and wire-bonded.
Background technology
Fig. 9 represents existing semiconductor devices.Fig. 9 (A) is a profile, and Fig. 9 (B) is a plane graph.Fig. 9 (A) is the b-b line profile of Fig. 9 (B).
As Fig. 9 (A), for example MOSFET52 of groove structure is set at element area 51.That is, the drain region 32 that is made of n-type epitaxial loayer is set on n+ type silicon semiconductor substrate 31, and p type channel layer 34 is set on its surface.Form to connect channel layer 34, arrive the groove 37 of drain region 32, the inwall of groove 37 is coated by grid oxidation film 41, constitute gate electrode 43 by the polysilicon of filling in groove 37.Form n+ type source regions 45 on channel layer 34 surface with groove 37 adjacency, 45 channel layer 34 surfaces are provided with p+ type body region 44 in the source region of two adjacent unit.Gate electrode 43 is covered by interlayer dielectric 46.The metal electrode layer 47 that is connected with element area 51 is set on the surface.
As Fig. 9 (B), metal electrode layer 47 is patterned into the shape of regulation, source electrode 47s that formation covering source region is 51 whole and gate pad electrode 47g etc.Source electrode 47s contacts with source region 45 and body region 44.In addition, gate pad electrode 47g is connected with the gate electrode 43 of element area 51 via protection diode D etc.
On metal electrode layer 47, be set to the nitride film 50 of diaphragm, with nitride film 50 openings, set bonding wire 60 (for example with reference to patent documentation 1).
Patent documentation 1: TOHKEMY 2002-368218 communique (the 5th figure)
In insulated gate semiconductor devices such as MOSFET, the reduction of connecting resistance constitutes the key factor that improves characteristic.Connect the reduction of resistance and adopt the whole bag of tricks, but for example reduction is lower with the cost of the resistance value of whole the metal electrode layer that contacts 47 (source electrode 47s) of element area, implements easily.Specifically, as the low metal level of resistance value, adopt the metal electrode layer 47 that constitutes by aluminium alloy usually.
But, metal electrode layer 47 be in the situation of aluminium alloy down, if when gold (Au) fine rule is used as bonding wire, then can occur for example passing through a certain during after, cause bad problem.That is, when on metal electrode layer 47 directly during set Au ball, passing in time in its interface A u and Al counterdiffusion mutually, forms Au/Al eutectic layer.The Au/Al eutectic causes volumetric expansion, and the stress of this moment gives interlayer dielectric 46 with pressure.
When interlayer dielectric 46 is exerted pressure, crack C (with reference to Fig. 9 (A)), there is the problem of sewing that causes between gate-to-source.
In addition, further reduce under the situation of connecting resistance, for example also consider to change into to adopt the lower metal level of resistance value by aluminium alloy layer in expectation.If do not adopt aluminium alloy layer, then also can avoid the generation of the crackle C that above-mentioned Al/Au eutectic causes.But aluminium alloy can utilize existing spraying and splashing facility, and cost is also low.In addition, it is also easy that pattern forms, so be suitable as metal electrode layer 47.Therefore, metal electrode layer 47 adopts aluminium alloy, and the thickness by thickening metal electrode layer 47 can further reduce resistance value.
But the thickness of thickening aluminium alloy is also limited.Promptly, when Wet-type etching carries out the composition of aluminium alloy cheaply, owing to cause the avris etching equal,, will guarantee spacing distance more with adjacent pattern (for example gate pad electrode 47g and source electrode 47s) so make thickness thick more with the etch quantity of depth direction.Therefore, exist to exceed necessarily to enlarge with element area 51 or with the pattern arrangement of gate pad electrode 47g, and the problem that exists chip size to increase.
On the other hand, if adopt dry-etching, then can not cause the avris etching, but the Etaching device price is high.In addition, from as can be known, can etched thickness also limited as the relation of the etching selectivity of the etchant resist of etching mask and aluminium alloy.That is, the dry-etching of aluminium alloy and the selection of etchant resist be than low, wants residual etchant resist also quicken etching when the thick aluminium alloy of etching, can not form mask pattern exactly.As long as thickening forms etchant resist, but because the exploring degree deterioration of this moment, so be unsuitable for fine pattern.
Summary of the invention
The present invention constitutes in view of such problem, and first aspect present invention provides insulated gate semiconductor device, and it comprises: be located at the insulated-gate semiconductor element area on the Semiconductor substrate; First electrode layer, it coats on the described element area at least, is connected with this element area; Dielectric film, it coats the part of described first electrode layer; The second electrode lay, it covers on described first electrode layer and the described dielectric film, contacts with described first electrode layer that exposes from this dielectric film.
Second aspect present invention provides insulated gate semiconductor device, and it comprises: be located at the insulated-gate semiconductor element area on the Semiconductor substrate; First electrode layer, it is coated on the described element area at least, is connected with this element area; Dielectric film, it coats the part of described first electrode layer; The second electrode lay, it covers on described first electrode layer and the described dielectric film, contacts with described first electrode layer that exposes from this dielectric film; Bonding wire, it is bonded to the described the second electrode lay of described dielectric film top.
Third aspect present invention provides the manufacture method of insulated gate semiconductor device, and it has: the operation that forms the insulated-gate semiconductor element area on Semiconductor substrate; Form and be coated on the described element area operation of first electrode layer that is connected with this element area at least; Form the operation of the dielectric film of a part that coats described first electrode layer; Formation covers on described first electrode layer and the described dielectric film, the operation of the second electrode lay that contacts with described first electrode layer that exposes from this dielectric film.
Wherein, described first and second electrode layer can be to be the metal level of main material with aluminium.And described bonding wire can be main material with the gold.
According to the present invention, the first, utilize to be disposed at first electrode layer of bonding wire adhesion area and the dielectric film between the second electrode lay, can prevent the crackle of the interlayer dielectric that the formation of Au/Al eutectic layer causes.That is, even under the situation of the volumetric expansion that the formation that causes Au/Al eutectic layer causes, the dielectric film that is disposed between first electrode layer and the second electrode lay also can be kept out the stress that volumetric expansion produces.Therefore, avoid to prevent the crackle of interlayer dielectric to the interlayer dielectric actuating pressure.
The second, can thicken the total film thickness that forms metal electrode layer, can realize the low on-resistanceization of semiconductor device.Metal electrode layer is made of first electrode layer and the second electrode lay, and first electrode layer forms the thickness of the avris etch quantity of (when first peristome forms) when having considered composition.And, on first electrode layer, the second electrode lay is formed desirable thickness.The A/F of first peristome is the source electrode on the element area and the spacing distance of gate pad electrode, and pattern is formed, and is as close as possible.That is, first electrode layer is the thickness that can form the limit of first peristome.The second electrode lay is as long as just contact enough with first electrode layer, and the pattern as the second electrode lay does not require miniaturization.Therefore, because the exploring degree of etchant resist does not have such requirement yet, so can form desirable thickness according to connecting resistance value.
The 3rd, owing to can thicken the thickness of the electrode layer that forms the total on the element area, the impact of bonding wire to element area can be relaxed.
Description of drawings
Fig. 1 is the profile of semiconductor device of the present invention;
Fig. 2 (A), (B) are the plane graphs of explanation semiconductor device of the present invention;
Fig. 3 (A), (B) are the plane graphs of explanation semiconductor device of the present invention;
Fig. 4 is the profile of explanation semiconductor device of the present invention;
Fig. 5 (A), (B), (C) are the profiles of the manufacture method of explanation semiconductor device of the present invention;
Fig. 6 is the profile of the manufacture method of explanation semiconductor device of the present invention;
Fig. 7 is the profile of the manufacture method of explanation semiconductor device of the present invention;
Fig. 8 is the profile of the manufacture method of explanation semiconductor device of the present invention;
Fig. 9 is (A) profile of explanation existing semiconductor devices, (B) plane graph.
Description of reference numerals:
1 n+ type silicon semiconductor substrate
2 n-type epitaxial loayers (drain region)
3 p+ type zones
4 channel layers
8 grooves
11 grid oxidation films
13 gate electrodes
14 body region
15 element areas
16 interlayer dielectrics
17 first electrode layers
17s first source electrode
17g first grid pad electrode
18 the second electrode lays
18s second source electrode
18g second grid pad electrode
20 element areas
21 first nitride films
22 second nitride films
25 MOSFET
26 wire-bonded zones
27 bonding wires
28 diaphragms
31 n+ type silicon semiconductor substrate
32 drain regions
33 p+ type zones
34 channel layers
37 grooves
41 grid oxidation films
43 gate electrodes
44 body region
45 element areas
46 interlayer dielectrics
50 diaphragms
51 element areas
52 MOSFET
60 bonding wires
Embodiment
Describe embodiments of the invention in detail with reference to Fig. 1~Fig. 8.In addition, as an example, the situation at element area configuration n channel-type MOSFET is described.
Fig. 1 represents the profile of the semiconductor device of present embodiment.
On element area 20, constitute MOSFET 25.In addition, in the present embodiment, be element area 20 with the formation zone of channel layer of configuration MOSFET 25.
On the first source electrode 17s cladding element zone 20 whole is connected with the source region 15 of MOSFET 25.In addition, first grid pad electrode 17g is located at the substrate surface of for example chip corner part (コ one Na portion) outside the element area 20.First grid pad electrode 17g is connected with the gate electrode 13 of MOSFET 25 via protection diode D etc.The thickness d1 of first electrode layer 17 (the first source electrode 17s and first grid pad electrode 17g) is approximately about 3 μ m.
Configuration first dielectric film 21 on first electrode layer 17.First dielectric film is nitride film (below be called first nitride film 21), and it has the thickness of 0.5 μ m~3 μ m (for example 0.7 μ m).Be described in detail afterwards, first nitride film 21 is disposed at the below in the zone (wire-bonded zone 26) of bonding wire 27 sets at least, and the part of first electrode layer 17 is exposed.
The second electrode lay 18 covers on first electrode layer 17 and first nitride film 21, contacts with first electrode layer 17 that exposes from first nitride film 21.The second electrode lay 18 for example also is made of aluminium alloy, and the second peristome OP2s different with the first peristome OP1 by A/F are separated into a plurality of.Thus, form second source electrode 18s that contacts with the first source electrode 17s and the second grid pad electrode 18g that contacts with first grid pad electrode 17g.Their thickness d2 for example is about 3 μ m.In addition, this thickness d2 is an example, and the characteristic of connection resistance as requested etc., device is suitable to be selected.
On the MOSFET 25, n-type semiconductor layer (epitaxial loayer) 2 is set on n+ silicon semiconductor substrate 1, constitutes the drain region, p type channel layer 4 is set on its surface.Form the p+ type zone 3 of the high concentration darker in channel layer 4 peripheries, relax the curvature of the depletion layer of channel layer 4 terminals, suppress electric field and concentrate than channel layer 4.
First grid pad electrode 17g is disposed at the fragile grid oxidation film 11 of protection and is not subjected on the protection diode D of destructions such as overvoltage, is connected with the end of protection diode D.The end of protection diode D is connected with gate electrode 13, and the other end of protection diode D is connected with voltage source electrode 17s.
Fig. 2 is the chip plane graph of the semiconductor device of Fig. 1.Fig. 2 (A) is the figure of the pattern of expression first electrode layer 17 and first nitride film 21, and Fig. 2 (B) is the figure of the pattern of expression the second electrode lay 18.Among Fig. 2, element area 20 is represented by chain-dotted line.In addition, Fig. 1 is equivalent to the a-a line section of Fig. 2 (B).
As Fig. 2 (A), first nitride film 21 for example disposes with island on first electrode layer 17.That is, around first nitride film 21, first electrode layer 17 exposes.
In Fig. 2 (B), dotted line is represented the pattern of first nitride film 21 of the second electrode lay 18 belows, and circle is represented the wire bonds zone 26 on the second electrode lay 18 surfaces.
For example among Fig. 2 (A), (B), the first source electrode 17s and the second source electrode 18s cover at least on the element area 20 and are provided with, and guarantee a plurality of wire bonds zone 26.On the other hand, as long as first grid pad electrode 17g and second grid pad electrode 18g can guarantee that relevant wire bonds zone 26 is just enough.
And in the present embodiment, configuration first nitride film 21 on the first metal layer below the wire bonds zone 26 17 makes it overlapping with wire bonds zone 26 at least.Thus, bad in the time of can avoiding wire bonds.That is, when aluminium alloy layer is engaged the Au lead-in wire, form Au/Al eutectic layer, cause volumetric expansion, give first nitride film 21 stress.How many first nitride films 21 is subjected to the warpage and the crackle equivalent damage of crystallization, but can prevent that thus Stress Transfer is to element area 20.Owing to first nitride film 21 is not that electric insulation for element area 20 is provided with, so even under the situation of membranous how many deteriorations such as the warpage of crystallization and crackle, can not influence device yet.
Thus, can not give interlayer dielectric 16 stress of element area 20, can prevent the short circuit that the crackle C of interlayer dielectric 16 causes.In addition, for example first electrode layer 17 has under the situation with at present equal thickness, on this basis, and by configuration the second electrode lay 18, the reduction of seeking to connect resistance.
In addition, the reduction of the thickness of the second electrode lay 18 thickening butt joint energising resistance is favourable, in addition, utilizes the thickness of the second electrode lay 18, also can relax the impact of wire bonds.
In addition, Au/Al eutectic layer is formed centrally in the wire bonds zone being.Therefore, first nitride film 21 if be configured in the second electrode lay 18 and 17 of first electrode layers at least as the zone of the below of wire bond pad areas, then stress can be relaxed.
Referring again to Fig. 1, the first peristome OP1 and the second peristome OP2 are described.
Specifically, the A/F w1 of the first peristome OP1 is the 3 μ ms equal with the thickness of first electrode layer 17.In addition, the A/F w2 of the second peristome OP2 is bigger than the A/F w1 of the first peristome OP1, for example is 30 μ m.
For reducing the connection resistance of MOSFET, preferably thicken the thickness of first electrode layer 17 and the second electrode lay 18.But, when they being carried out composition by Wet-type etching, the avris etch quantity restriction of (when forming the first peristome OP1) during of the thickness of first electrode layer 17 by composition.That is, owing to cause avris etching with the degree of depth (thickness) direction isodose, so when the thickness that makes first electrode layer 17 is blocked up, the A/F w1 of first peristome OP1 increase.The pattern arrangement that this means first source electrode 17s (element area 20) and first grid pad electrode 17g is widened to more than necessity, constitutes the miniaturization of obstruction chip or the problem that element number increases.
Therefore, first electrode layer 17 is the thickness (3 μ m) that can form the limit of the first fine peristome OP1, and the A/F w1 of the first peristome OP1 considers the thickness and the chip size (or unit number) of first electrode layer 17, and pattern forms miniaturization as much as possible.
On the other hand, as long as the second source electrode 18s and second grid pad electrode 18g be mutually insulated, and in addition, each free the first metal layer 17 is guaranteed and being connected of element area 20.That is, the second source electrode 18s, second grid pad electrode 18g contact with the first source electrode 17s, first grid pad electrode 17g respectively, as long as and can guarantee that the set zone of bonding wire is just enough, the second peristome OP2 does not require fine pattern.
Therefore, w1 compares with A/F, even the non-constant width of A/F w2 also is no problem, specifically, the A/F w2 that leaves distance of the second source electrode 18s and second grid pad electrode 18g for example is about 30 μ m.
The second peristome OP2 and the overlapping setting of the first peristome OP1.At this, first electrode layer 17 around the first peristome OP1 and its is coated by the nitride film that constitutes second dielectric film (below be called second nitride film 22).Ring is blocked in the etching that second nitride film 22 constitutes the second electrode lay 18 when forming the second peristome OP2.Therefore,, the fine A/F w1 (the first source electrode 17s and first grid pad electrode 17g leave distance) of the first peristome OP1 can be kept, the second wide peristome OP2 can be formed simultaneously by coating the first peristome OP by second nitride film 22.
Like this, the second electrode lay 18 of present embodiment is not subjected to the restriction of the A/F w2 of the second peristome OP2, can set thickness according to desirable connection resistance.In addition, owing to can reduce connection resistance by the thickness of only controlling second metal level 18, thus can utilize existing device, and cost is low, and reduce easily and connect resistance.
The thickness of the second electrode lay 17, as stating, to be that thick then thick butt joint energising resistance is favourable narrate for it, and in addition, it is thick, can improve the uniformity of the action of element area 20, and the impact also can cushion wire bonds the time.
Fig. 3 is the plane graph that is equivalent to Fig. 2 (A) of other pattern of expression first nitride film 21.In addition, dashed circle is represented wire bonds zone 26.
Represented among Fig. 2 that corresponding each wire bonds zone 26 forms the situation of island with first nitride film, 21 patterns, but also can be provided with continuously with a plurality of wire bonds zone 26.For example, be provided with first nitride film 21 among Fig. 3 (A), make it continuous in the first source electrode 17s side and adjacent wire bonds zone 26.
In addition, in the first source electrode 17s side first nitride film 21 being carried out composition among Fig. 3 (B) makes whole wire bonds zones 26 continuous.In addition, under the first grid pad electrode 17g situation enough big, also can be divided into first nitride film 21 on the first grid pad electrode 17g a plurality of with respect to wire bonds regional 26.
In addition, as Fig. 4, also can diaphragm 28 further be set on the surface of second metal film 18.Diaphragm 28 for example is a nitride film, and whole of its coating chip, its thickness are about 7000 .Bonding wire 27 is via being located at the wire bonds zone 26 that peristome on the diaphragm 28 is bonded to second metal level 18.
Secondly, be example with n channel layer MOSFET, Fig. 5~Fig. 8 represents the manufacture method of semiconductor device of the present invention.
First operation (Fig. 5): the operation that on Semiconductor substrate, forms the insulated-gate semiconductor element area.
Lamination n-type semiconductor layer (epitaxial loayer) 2 on n+ type silicon semiconductor substrate 1 forms the drain region.The boron that spreads high concentration is injected in the end that forms the zone at channel layer, forms p+ type zone 3.After the surface forms heat oxide film (not shown), the heat oxide film in the formation zone of etch channels layer.To whole with for example dosage 1.0 * 10
13Cm
-2After injecting boron, make its diffusion, form p type channel layer 4.
On whole, generate the CVD oxide-film (not shown) of NSG (the non-doped silicon glass of non-doped Silicate Glass) by the CVD method.Then, be mask with the etchant resist, remove the opening portion of groove.Dry-etching CVD oxide-film is removed its part, and channel layer 4 is exposed.
Then, be mask with the CVD oxide-film, by the silicon semiconductor substrate of CF class and HBr class gas dry-etching channel opening portion, form and connect channel layer 4, arrive the groove 8 (Fig. 5 (A)) of n-type semiconductor layer 2.
Carry out puppet (ダ ミ one) oxidation, form oxide-film (not shown) at groove 8 inwalls and channel layer 4 surfaces, the etch damage when removing dry-etching then, is removed this oxide-film and the etching of CVD oxide-film.
And then whole of oxidation at groove 8 inwalls, forms the grid oxidation film 11 of about 300 of thickness~700 according to driving voltage.On whole, pile up polysilicon layer, the mask of desired pattern is set, carry out dry-etching.Polysilicon layer also can have the layer of the polysilicon that contains impurity for accumulation, can also import the layer of impurity for behind the polysilicon of piling up non-doping.
Thus, form the gate electrode 13 that is embedded in the groove 8.In addition, become the polysilicon layer 13d of protection diode and the linking part also patterned (Fig. 5 (B)) such as (not shown) of protection diode and gate electrode 13.
Then, for making the current potential stabilisation of substrate, and the mask that is made of the etchant resist (not shown) that forming of body region exposed in the zone is set, selectively with for example dosage 2.0 * 10
15Cm
-2Inject boron.Form the zone with for example 5.0 * 10 by new etchant resist (not shown) in the source region
15Cm
-2Left and right sides dose ion is injected arsenic.
Be formed on whole and go up the dielectric film 16 ' that NSG or PSG (not shown) and BPSG (Boron phosphorus Silicate Glass boron-phosphorosilicate glass) layer etc. are arranged by the accumulation of CVD method.At this moment, by heat treatment n+ type source region 15 and with the channel layer 4 surperficial organizator zones 14 of source region 15 adjacency.
Cover at least on the MOSFET gate electrode 13 by etchant resist, go up at dielectric film 16 ' and form contact hole CH, and form interlayer dielectric 16.
Thus, form the element area 20 (Fig. 5 (C)) that is disposed at MOSFET 25.
In addition, also can change the injection order of the impurity of source region 15 and body region 14.
Second operation (Fig. 6): be coated at least on the element area, form the operation of first electrode layer that is connected with element area.
For example, splash aluminium alloy on whole forms first electrode layer 17 on whole.Then, use the mask of desirable pattern, form the first peristome OP1 of A/F w1, first electrode layer 17 is separated into a plurality of zones.Thus, form the first source electrode 17s and the first grid pad electrode 17g that contacts with element area 15 and the body region 14 of MOSFET 25.The thickness d1 of the first metal layer 17 is about 3 μ m.In addition, the first source electrode 17s and first grid pad electrode 17g leave the distance be that A/F w1 also is about 3 μ m, consider to be used to reduce thickness, chip size (unit number), and the technologic restriction etc. of first electrode layer 17 of connecting resistance, as much as possible with its miniaturization.
In addition, diagram is omitted, but the situation that comprises barrier metal layer etc. in first electrode layer 17 is also arranged.Barrier metal layer is the metal level (for example Ti, TiN, TiON, TiW etc.) of the titanium class that forms before the aluminium alloy splash, prevent that the growth of the Si grain of contact hole from suppressing, and the counterdiffusion mutually of aluminium alloy and semiconductor surface etc.
The 3rd operation (Fig. 7): the operation that forms the dielectric film of a part that coats first electrode layer.
Piling up for example first nitride film 21 about thickness 7000 on whole, be patterned into desirable shape.First nitride film 21 is set as bigger than the wire bonds zone below the wire bonds zone at least, and it coats the part (with reference to Fig. 2, Fig. 3) of first electrode layer 17.
Simultaneously, form second nitride film 22 of the first peristome OP1 and its first electrode layer 17 on every side of coating.By forming second nitride film 22, can keep at A/F w1 under the state of fine pattern the first peristome OP1, with after operation in the second peristome OP2 of the second electrode lay 18 that forms form desirable A/F.
In addition, first nitride film 21, second nitride film 22 be and be the diaphragm identical materials that the protection chip surface adopts usually, in addition, thickness also can for the equal degree of diaphragm.That is, be used to form the existing device and the manufacturing process of diaphragm, only the mask of the composition by first nitride film 21 and second nitride film 22 changes and can tackle.
The 4th operation (Fig. 8): form and be segmented on first electrode layer and the dielectric film operation of the second electrode lay that contacts with first electrode layer that exposes from dielectric film.
Splash aluminium alloy on whole forms the second electrode lay 18 that contacts with first electrode layer 17 that exposes from first nitride film 21 once more.Then, the mask of desired pattern is set on the second electrode lay 18, carries out etching, form the second peristome OP2 of A/F w2, the second electrode lay 18 is separated into a plurality of zones.Thus, form the second source electrode 18s contact with the first source electrode 17s, reach the second grid pad electrode 18g that contacts with first grid pad electrode 17g.
At this, the thickness d2 of the second electrode lay 18 for example is about 3 μ m.And, the second source electrode 18s and second grid pad electrode 18g to leave distance be A/F w2 for the different size of A/F w1 of the first peristome OP1.Specifically, w1 is many greatly for A/F w2 ratio open width, is about 30 μ m.
Then, at the wire bonds zone of the regulation of the second electrode lay 18 26 set bonding wires (Au fine rule), obtain final structure shown in Figure 1.Below wire bonds zone 26, dispose first nitride film 21.
Have Au and Al in time passing and counterdiffusion mutually, Au/Al eutectic layer causes the situation of volumetric expansion.But, in the present embodiment, can the stress that volumetric expansion causes be relaxed by first nitride film 21.Therefore, the stress of volumetric expansion can not be applied on the interlayer dielectric 16, can prevent crackle C.
In addition, also can on the second electrode lay 18, form diaphragm 28.In this case, on whole of the second electrode lay 18, pile up nitride film etc., constitute diaphragm 28.And, with wire bonds zone 26 openings of diaphragm 28, set bonding wire 27.
As mentioned above, in an embodiment of the present invention, be that example is illustrated with situation, but be not limited thereto at element area configuration n channel layer MOSFET.For example also can dispose the insulated-gate semiconductor elements such as IGBT that make the reverse MOS transistor of conductivity type, below n+ N-type semiconductor N substrate, be provided with p N-type semiconductor N substrate at element area.
Claims (16)
1, a kind of insulated gate semiconductor device is characterized in that, comprising: be located at the insulated-gate semiconductor element area on the Semiconductor substrate; First electrode layer, it coats on the described element area at least, is connected with this element area; Dielectric film, it coats the part of described first electrode layer; The second electrode lay, it covers on described first electrode layer and the described dielectric film, contacts with described first electrode layer that exposes from this dielectric film.
2, a kind of insulated gate semiconductor device is characterized in that, comprising: be located at the insulated-gate semiconductor element area on the Semiconductor substrate; First electrode layer, it coats on the described element area at least, is connected with this element area; Dielectric film, it coats the part of described first electrode layer; The second electrode lay, it covers on described first electrode layer and the described dielectric film, contacts with described first electrode layer that exposes from this dielectric film; Bonding wire, it is bonded to the described the second electrode lay of described dielectric film top.
3, insulated gate semiconductor device as claimed in claim 1 or 2 is characterized in that, described first and second electrode layer is to be the metal level of main material with aluminium.
4, insulated gate semiconductor device as claimed in claim 1 or 2 is characterized in that, described bonding wire is main material with the gold.
5, insulated gate semiconductor device as claimed in claim 1 or 2 is characterized in that, described dielectric film is located at the below in the set zone of described bonding wire at least.
6, insulated gate semiconductor device as claimed in claim 5 is characterized in that, described dielectric film is provided with a plurality of with island.
7, insulated gate semiconductor device as claimed in claim 1 or 2 is characterized in that, described dielectric film is a nitride film.
8, insulated gate semiconductor device as claimed in claim 1 or 2 is characterized in that, described dielectric film is the thickness of 0.5 μ m~3 μ m.
9, insulated gate semiconductor device as claimed in claim 2 is characterized in that, on described the second electrode lay diaphragm is set, and described bonding wire anchors on the described the second electrode lay via the peristome of being located on the described diaphragm.
10, insulated gate semiconductor device as claimed in claim 1 or 2, it is characterized in that, described first electrode layer has first peristome, and described the second electrode lay has second peristome, and the A/F of the A/F of described first peristome and described second peristome varies in size.
11, insulated gate semiconductor device as claimed in claim 10 is characterized in that, other dielectric films are set, and it coats on described first peristome and this first peristome described first electrode layer on every side.
12, a kind of manufacture method of insulated gate semiconductor device is characterized in that, comprising: the operation that forms the insulated-gate semiconductor element area on Semiconductor substrate; Form and coat on the described element area operation of first electrode layer that is connected with this element area at least; Form the operation of the dielectric film of a part that coats described first electrode layer; Form and cover on described first electrode layer and the described dielectric film operation of the second electrode lay that contacts with described first electrode layer that exposes from this dielectric film.
13, the manufacture method of insulated gate semiconductor device as claimed in claim 12 is characterized in that, set bonding wire on the described the second electrode lay above the described dielectric film.
14, the manufacture method of insulated gate semiconductor device as claimed in claim 12 is characterized in that, comprising: the operation that described first electrode layer is separated into a plurality of zones by first peristome; Described the second electrode lay is separated into the operation in a plurality of zones by A/F second peristome different with described first peristome.
15, the manufacture method of insulated gate semiconductor device as claimed in claim 14 is characterized in that, forms other dielectric film that coats described first peristome and this first peristome described first electrode layer on every side.
16, the manufacture method of insulated gate semiconductor device as claimed in claim 15 is characterized in that, forms described dielectric film and described other dielectric film by same operation.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005224606A JP2007042817A (en) | 2005-08-02 | 2005-08-02 | Insulated-gate semiconductor device and its manufacturing method |
JP224606/05 | 2005-08-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1909246A true CN1909246A (en) | 2007-02-07 |
CN100576565C CN100576565C (en) | 2009-12-30 |
Family
ID=37700282
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200610106399A Expired - Fee Related CN100576565C (en) | 2005-08-02 | 2006-07-14 | Insulated gate semiconductor device and manufacture method thereof |
Country Status (4)
Country | Link |
---|---|
US (1) | US7417295B2 (en) |
JP (1) | JP2007042817A (en) |
CN (1) | CN100576565C (en) |
TW (1) | TWI318007B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102414825B (en) * | 2009-04-28 | 2014-12-24 | 三菱电机株式会社 | Power semiconductor device |
CN106469659A (en) * | 2015-08-20 | 2017-03-01 | 精工爱普生株式会社 | Semiconductor device and its manufacture method, electronic equipment and moving body |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008085188A (en) * | 2006-09-28 | 2008-04-10 | Sanyo Electric Co Ltd | Insulated gate semiconductor device |
JP5511124B2 (en) * | 2006-09-28 | 2014-06-04 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Insulated gate semiconductor device |
JP5337470B2 (en) * | 2008-04-21 | 2013-11-06 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Insulated gate semiconductor device |
JP5432492B2 (en) * | 2008-09-30 | 2014-03-05 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Insulated gate semiconductor device |
JP2010087126A (en) * | 2008-09-30 | 2010-04-15 | Sanyo Electric Co Ltd | Insulated-gate semiconductor device |
JP2010087124A (en) * | 2008-09-30 | 2010-04-15 | Sanyo Electric Co Ltd | Insulated-gate semiconductor device |
JP2010087127A (en) * | 2008-09-30 | 2010-04-15 | Sanyo Electric Co Ltd | Insulated-gate semiconductor device |
JP2010177454A (en) | 2009-01-29 | 2010-08-12 | Sanyo Electric Co Ltd | Insulated gate semiconductor device |
TWI422041B (en) | 2010-09-01 | 2014-01-01 | Pfc Device Corp | Trench mos p-n diode structure and manufacturing method of same |
JP5777319B2 (en) | 2010-10-27 | 2015-09-09 | 三菱電機株式会社 | Semiconductor device |
JP6000513B2 (en) * | 2011-02-17 | 2016-09-28 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Insulated gate semiconductor device |
CN103187287B (en) * | 2011-12-29 | 2016-08-10 | 立新半导体有限公司 | A kind of preparation method of groove discrete semiconductor device |
JP5926988B2 (en) * | 2012-03-08 | 2016-05-25 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US10068834B2 (en) * | 2013-03-04 | 2018-09-04 | Cree, Inc. | Floating bond pad for power semiconductor devices |
EP3076431B1 (en) * | 2013-11-28 | 2020-07-08 | Rohm Co., Ltd. | Semiconductor device |
JP6244272B2 (en) * | 2014-06-30 | 2017-12-06 | 株式会社日立製作所 | Semiconductor device |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5344171A (en) * | 1976-10-04 | 1978-04-20 | Seiko Epson Corp | Semiconductor device |
JPH02113533A (en) * | 1988-10-22 | 1990-04-25 | Nec Corp | Semiconductor device |
JPH05218125A (en) * | 1992-02-07 | 1993-08-27 | Nec Kansai Ltd | Structure of bonding pad |
JP3432284B2 (en) * | 1994-07-04 | 2003-08-04 | 三菱電機株式会社 | Semiconductor device |
US5665996A (en) | 1994-12-30 | 1997-09-09 | Siliconix Incorporated | Vertical power mosfet having thick metal layer to reduce distributed resistance |
JPH10163319A (en) * | 1996-11-29 | 1998-06-19 | Hitachi Ltd | Manufacture of semiconductor insulated circuit device |
JP2974022B1 (en) * | 1998-10-01 | 1999-11-08 | ヤマハ株式会社 | Bonding pad structure of semiconductor device |
JP2000223527A (en) * | 1999-01-28 | 2000-08-11 | Mitsubishi Electric Corp | Semiconductor device |
JP2002198374A (en) * | 2000-10-16 | 2002-07-12 | Sharp Corp | Semiconductor device and its fabrication method |
US6465895B1 (en) * | 2001-04-05 | 2002-10-15 | Samsung Electronics Co., Ltd. | Bonding pad structures for semiconductor devices and fabrication methods thereof |
JP2002368218A (en) | 2001-06-08 | 2002-12-20 | Sanyo Electric Co Ltd | Insulated gate semiconductor device |
DE10139956A1 (en) * | 2001-08-21 | 2003-03-13 | Koninkl Philips Electronics Nv | ESD protection for CMOS output stage |
JP2003142485A (en) * | 2001-11-01 | 2003-05-16 | Mitsubishi Electric Corp | Semiconductor device and method of manufacturing the same |
JP3967199B2 (en) * | 2002-06-04 | 2007-08-29 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
WO2004097916A1 (en) * | 2003-04-30 | 2004-11-11 | Fujitsu Limited | Method for fabricating semiconductor device, semiconductor wafer and semiconductor device |
JP2005019452A (en) * | 2003-06-23 | 2005-01-20 | Toshiba Corp | Semiconductor device |
US7005369B2 (en) * | 2003-08-21 | 2006-02-28 | Intersil American Inc. | Active area bonding compatible high current structures |
JP4242336B2 (en) * | 2004-02-05 | 2009-03-25 | パナソニック株式会社 | Semiconductor device |
JP2005243907A (en) * | 2004-02-26 | 2005-09-08 | Renesas Technology Corp | Semiconductor device |
JP4517843B2 (en) * | 2004-12-10 | 2010-08-04 | エルピーダメモリ株式会社 | Semiconductor device |
JP2006332533A (en) * | 2005-05-30 | 2006-12-07 | Fujitsu Ltd | Semiconductor device and its manufacturing method |
JP4671814B2 (en) * | 2005-09-02 | 2011-04-20 | パナソニック株式会社 | Semiconductor device |
-
2005
- 2005-08-02 JP JP2005224606A patent/JP2007042817A/en active Pending
-
2006
- 2006-07-14 CN CN200610106399A patent/CN100576565C/en not_active Expired - Fee Related
- 2006-07-31 TW TW095127946A patent/TWI318007B/en not_active IP Right Cessation
- 2006-08-01 US US11/496,723 patent/US7417295B2/en active Active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102414825B (en) * | 2009-04-28 | 2014-12-24 | 三菱电机株式会社 | Power semiconductor device |
CN106469659A (en) * | 2015-08-20 | 2017-03-01 | 精工爱普生株式会社 | Semiconductor device and its manufacture method, electronic equipment and moving body |
CN106469659B (en) * | 2015-08-20 | 2021-08-10 | 精工爱普生株式会社 | Semiconductor device, method for manufacturing same, electronic apparatus, and moving object |
Also Published As
Publication number | Publication date |
---|---|
US20070034943A1 (en) | 2007-02-15 |
TWI318007B (en) | 2009-12-01 |
TW200707745A (en) | 2007-02-16 |
CN100576565C (en) | 2009-12-30 |
JP2007042817A (en) | 2007-02-15 |
US7417295B2 (en) | 2008-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1909246A (en) | Insulated gate semiconductor device and manufacturing method thereof | |
CN100336231C (en) | High withstand voltage semiconductor device | |
CN1205658C (en) | Trench semiconductor device having gate oxide layer with multiple thicknesses and processes of fabricating same | |
CN1694265A (en) | Semiconductor device and its manufacturing method | |
CN1193431C (en) | Semiconductor device | |
CN1135630C (en) | Semiconductor device of high-voltage CMOS structure and method of fabricating same | |
CN1941413A (en) | Insulated gate field effect transistor and manufacturing method thereof | |
CN1122316C (en) | Vertical type metal insulator semiconductor field effect transistor and method of its production | |
CN1557022A (en) | Semiconductor device and method for fabricating the same | |
CN1645628A (en) | Insulated gate-type semiconductor device and manufacturing method of the same | |
CN1841651A (en) | Semiconductor device manufacturing method | |
CN1455459A (en) | Structure of groove-grid MIS device and producing method thereof | |
CN1304180A (en) | Power semiconductor device | |
CN1898801A (en) | Vertical gate semiconductor device and process for fabricating the same | |
CN1855491A (en) | Semiconductor device and method for manufacturing same | |
KR20120066627A (en) | Super junction trench power mosfet devices fabrication | |
KR20120094466A (en) | Super junction trench power mosfet devices | |
CN1841717A (en) | Semiconductor device and manufacturing method thereof | |
CN1812127A (en) | Vertical trench gate transistor semiconductor device and method for fabricating the same | |
CN101060133A (en) | Semiconductor device and manufacturing method thereof | |
CN1862826A (en) | Dispositif a semiconducteur a separation dielectrique et procede de fabrication | |
CN1976019A (en) | Semiconductor apparatus integrating an electrical device under an electrode pad | |
CN101032030A (en) | Semiconductor device | |
CN1933141A (en) | Contact structure having silicide layers, semiconductor device employing the same, and methods of fabricating the contact structure and semiconductor device | |
CN1822394A (en) | Semiconductor device and manufacture method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091230 Termination date: 20210714 |
|
CF01 | Termination of patent right due to non-payment of annual fee |