CN1893332B - Method and apparatus for shortening SDH multi-plexing segment protective rearranging time - Google Patents
Method and apparatus for shortening SDH multi-plexing segment protective rearranging time Download PDFInfo
- Publication number
- CN1893332B CN1893332B CN200510080367XA CN200510080367A CN1893332B CN 1893332 B CN1893332 B CN 1893332B CN 200510080367X A CN200510080367X A CN 200510080367XA CN 200510080367 A CN200510080367 A CN 200510080367A CN 1893332 B CN1893332 B CN 1893332B
- Authority
- CN
- China
- Prior art keywords
- byte
- module
- content
- frame
- present frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The method and equipment for shortening time of protecting and rearranging SDH multiplexing segment in SDH ring net includes parts and procedures: module A of previous frame K1/K2 byte, module B of current frame K1/K2 byte, module C for detecting change of K1/K2 byte, interrupting generation and refreshing control module D, and module E for processing protection and rearrangement for CPU multiplexing segment. Since K1/K2 byte sent from interface board of optical line is updated according to 8kHz frame frequency, thus, the invention only needs to detect whether contents between K1/K2 of current frame and K1/K2 of previous frame are changed or not. From analysis in theory, in former polling mode of software, change of K1/K2 is needed to check at two points: beginning and end nodes. One polling cycle is 1-3ms. In the disclosed method, it is most time as 0.4ms between occurrence of K1/K2 change and generation of interrupting signal. Thus, protecting and rearranging time can reduce 1-5ms.
Description
Technical field
The present invention relates to a kind ofly in optical communication SDH looped network, shorten the implementation method of SDH multiplexing segment protect switching time, the invention still further relates to the device that shortens SDH multiplexing segment protect switching time.
Background technology
Along with development of Communication Technique, people are increasing to the demand of communication, and more and more higher to the requirement of communication quality, the survivability and the reliability of communication network are more and more important, and the SDH self-healing network in the optical communication field has obtained using widely.
In the SDH self-healing network, the multiplex section protection exchanging ring is a kind of more common structure.The multiplex section protection exchanging ring utilizes MSOH (MSOH) byte K1 and the K2 among the SDH to come transmission failure information and start protection to switch.The switching time of ITU-T standard code multiplex section protective ring can not surpass 50ms, and along with the SDH network becomes increasingly complex, speed is more and more higher, and the realization difficulty of this index is increasing.
Relevant multiplex section protection exchanging implementation can be referring to relevant patent " automatic protection switching method on the high rate SDH loop and device ", number of patent application CN99121279.
Realizing in the technical scheme at present multiplex section protection exchanging, specifically is whether each network element in the SDH looped network detects the MSOH byte K1 that receives each light direction and K2 by CPU software and change to be used as protecting and switch foundation.Because CPU software need be handled a lot of tasks, therefore when the variation of inquiry K1 and K2, adopt the mode of poll, be that 1-3ms inquires about once according to different software processes processes.If the K1 of certain light mouth and K2 the inquiry shortly past after variation has taken place at once; must wait until that then next polling cycle arrival can detect the variation of generation; then detected transformation period has fallen behind time of maximum 3ms with respect to actual change, causes the protection switch time lengthening.In addition, adopt the software inquiry mode,, all will inquire about and compare, also reduced software efficiency no matter whether K1 and K2 byte change.
Summary of the invention
The objective of the invention is in order to have overcome software polling detection K1 of the prior art and K2 byte transformation period long; can not detect the variation of K1 and K2 byte in real time and protect the shortcoming of switching processing; solve the long problem of protection switch time that exists in the prior art, and a kind of method and device thereof that shortens SDH multiplexing segment protect switching time is provided.
The present invention specifically is achieved in that
A kind of device that shortens SDH multiplexing segment protect switching time comprises:
Extraction module extracts K1 and the K2 byte of receiving on the corresponding SDH optical link by the optical line interface plate, delivers to programmable logic device;
Programmable logic device detects the variation of receiving K1 and K2 byte, when changing, writes down current K1 that receives and K2 byte content, produces the interrupt signal notification processor simultaneously;
Processor is received interrupt signal, and K1 and the K2 byte content that receive visit programmable logic device inside are carried out corresponding multiplex section protection exchanging according to the content of K1 and K2 byte and handled;
It is characterized in that:
Frame K1 and K2 byte module before described programmable logic device comprises, present frame K1 and K2 byte module, K1 and K2 byte change detection module interrupt producing refreshing control module;
Frame K1 and K2 byte module before described write front one frame K1 that current programmable logic device receives and the content of K2 by processor;
Described present frame K1 and K2 byte module write the K1 and the K2 byte of the present frame that receives and are used to write down the K1 of current variation and the content of K2 byte;
Described K1 and K2 byte change detection module write the K1 and the K2 byte of the present frame that receives, with the byte content of preceding frame K1 and K2 relatively, and comparative result delivered to interrupt producing refreshing control module and handle; And the position that is used for writing down automatically each byte that changes;
Described interruption produces refreshing control module, relatively content is identical, described present frame K1 and K2 byte module continue to receive K1 and K2 byte from the optical line interface plate, relatively content is inequality, described present frame K1 and K2 byte module are being received after former frame all K1 and K2 byte, stop to receive the K1 and the K2 byte of next frame, produce interrupt signal simultaneously, notification processor carries out corresponding multiplex section protection exchanging to be handled;
Described processor; from K1 and K2 byte change detection module, inquire K1 and the K2 byte that changes; from present frame K1 and K2 byte module, read K1 and the K2 byte content of present frame after changing; switch processing by corresponding functional modules protection; send protection and switch control signal; the content of present frame K1 and K2 byte module is all write in preceding frame K1 and the K2 byte module; the content of frame K1 and K2 byte module before upgrading; open present frame K1 and refreshing of K2 byte module enables; K1 and K2 byte change detection module continue to receive K1 and K2 byte and compare, and produce interruption once more up to detect variation next time.
Frame K1 and K2 byte module and present frame K1 and K2 byte module adopt dual port RAM to realize before described.
Frame K1 and K2 byte module and present frame K1 and K2 byte module before described realize content refresh by processor.
The content of frame K1 and K2 byte module and present frame K1 and K2 byte module also can be converted to serial data and compare before described K1 and K2 byte change detection module can directly compare.
A kind of method that shortens SDH multiplexing segment protect switching time comprises following processing:
The first step: detect K1 and the K2 byte of receiving present frame from the optical line interface plate in real time, compare with the K2 byte content with K1 in the preceding frame and whether to change,, then proceed comparison if do not change, if change, write down the K1 of each variation and the position of K2 byte automatically;
Second step: the K1 and the K2 byte of the current present frame of receiving from the optical line interface plate are all preserved, stop automatically refreshing;
The 3rd step: produce an interrupt signal automatically to processor;
The 4th step: processor cuts out CPU interrupt response;
The 5th step: the variable condition of processor inquiry K1 and K2 byte, the byte content of directly reading corresponding vicissitudinous K1 and K2;
The 6th step: K1 and K2 byte after the variation that processor will be received are given the APS processing module, carry out corresponding multiplex section protection exchanging and processing;
The 7th step: with the content update in the preceding frame is the K1 and the K2 byte content of present frame;
The 8th step: open the interrupt response of processor, wait detects K1 and the variation of K2 byte next time and handles;
The 9th step: open refreshing of present frame and enable, continue to receive the content of K1 and K2, compare, detect the variation of K1 and K2 byte in real time with the content of preceding frame.
The K1 when once having K1 and K2 to change before the preceding frame in described the 7th step is deposited all the time and the content of K2 byte;
Present frame in described the 7th step is deposited the content of the K1 and the K2 of present frame.
Described the 9th the step in present frame refresh enable not open before, the content in the present frame does not change.
Adopt the method for the invention and device, compared with prior art, protection switch time can obviously shorten.Analyze theoretically; software polling mode originally; all need to detect the variation of K1 and K2 at two nodes of head and the tail; a polling cycle is 1-3ms; adopt Device Testing mode of the present invention; change the time that interrupt signal produces 0.4ms at most from K1 and K2, so protection switch time can improve 1-5ms.
Actual test result: the protection switch time of the two-fibre two-way multi-section guard ring of typical 6 network elements is compared former scheme can shorten 3-4ms.This protection with respect to 50ms is switched and required is an apparent in view raising.If the networking network element is more, then effect can be more obvious.
Description of drawings
Fig. 1 is the present invention's structural representation of employed multiplex section protection exchanging technical scheme before;
Fig. 2 is the theory diagram that the K1 that realizes of the present invention and K2 byte change the hardware detection device;
Fig. 3 is that K1 and the K2 byte that the present invention realizes changes the hardware detection process chart.
Embodiment
Be described in further detail below in conjunction with the enforcement of accompanying drawing technical scheme of the present invention:
The realization principle of used multiplex section protection exchanging technical scheme as shown in Figure 1 before the present invention.Consist of the following components: SDH optical link K1 and K2 byte-extraction module, FPGA (programmable logic device) hardware detection K1 and K2 byte change, CPU (processor) multiplex section protection exchanging is handled.
The process that whole protecting is switched processing is as follows: SDH optical link K1 and K2 byte-extraction module are come out K1 and the K2 byte-extraction received on the corresponding light circuit; deliver to FPGA; detect the situation of change of receiving K1 and K2 byte by FPGA; if change then note the content of current K1 that receives and K2 byte; produce interrupt signal notice CPU simultaneously and carry out the multiplex section protection exchanging processing; CPU receives after the interrupt signal; the K1 that visit FPGA receives inside and the content of K2 byte are carried out corresponding protection according to the content of K1 and K2 and are switched processing.
The device that the present invention realized mainly is the improvement to two partial contents in back in the accompanying drawing 1; the concrete composition as shown in Figure 2, mainly be made up of following 5 modules: preceding frame K1 and K2 byte modules A, present frame K1 and K2 byte module B, K1 and K2 byte change detection module C, interruption produce refreshing control module D, CPU multiplex section protection exchanging processing module E.
SDH optical link K1 and K2 byte-extraction are generally firm and hard existing by the optical line interface of SDH system.Because SDH communication is with the transmission of STM modular structure, therefore K1 that receives and K2 byte also are that frame frequency according to 8kHz upgrades.The improvement of device of the present invention is really based on this realization.
The optical line interface plate is delivered to module B and module C the inside with K1 and the K2 byte received according to certain form.K1 and K2 byte change detection module C detect the variation of K1 and K2 byte according to following process.Upgrade because K1 that sends here from the optical line interface plate and K2 byte are the frame frequencies according to 8kHz, therefore only need to detect the K1 that receives when the K1 of former frame and K2 and previous frame and K2 content and whether change and get final product.
At first, in frame K1 and the K2 byte modules A, current K1 that receives that the optical line interface plate will be received and K2 byte were delivered among present frame K1 and K2 byte module B and K1 and the K2 byte change detection module C before front one frame K1 that CPU receives current FPGA and the content of K2 write.The automatic comparison module A of module C and the K1 that sends here from the optical line interface plate and the content of K2 byte, and comparative result is delivered to module D handle.If content is identical, then module B continues to receive K1 and K2 byte from the optical line interface plate; If content difference; then module B is being received after former frame all K1 and K2 knot; stop to receive the K1 and the K2 byte of next frame; module D produces interrupt signal simultaneously; notice CPU processing module E; show that variation has taken place for current K1 that receives and K2 byte, request module E carries out multiplex section protection exchanging to be handled.Module E receives after the interrupt signal, and inquiring from module C is that variation has taken place for which K1 and K2 byte, reads current K1 and the K2 byte content afterwards that change then from module B, switches processing by corresponding functional modules protection.Module E handle the protection switch after; send protection and switch control signal; to work as then among the whole writing module A of content of front module B; the content of update module A; opening refreshing of module B then enables; then module C continues to receive K1 and K2 byte and compare, and produces interruption once more up to detect variation next time.
Hardware detection K1 described in the invention and K2 change method handling process such as the following description of shortening protection switch time.Process chart is seen accompanying drawing 3.
Whether the first step: module C detects the K1 that receives from the optical line interface plate and K2 byte always in real time and compares with the K2 byte content with K1 the modules A and change, if do not change, then proceeds comparison.If change, module C writes down the K1 of each variation and the position of K2 byte automatically.
Second step:, then current K1 and the K2 byte of receiving from the optical line interface plate preserved by module B if module C detects variation.After the K1 that will work as former frame and K2 byte were all preserved, module B stopped to refresh automatically.
The 3rd step: module D produces an interrupt signal automatically when module B all notes the K1 of current variation and K2 byte, notification module E handles.
The 4th step: module E closes CPU interrupt response, avoids producing once more in the Interrupt Process process interrupting, and influences current Interrupt Process process.
The 5th step: the variable condition of inner K1 of enquiry module C and K2, the content of inner corresponding vicissitudinous K1 of module B and K2 byte is read.Because module C detects and can directly indicate is that variation has taken place for which K1 and K2 byte, so software only need directly read corresponding K1 and the K2 byte that has taken place to change and gets final product.
The 6th step: K1 and K2 byte after the variation that module E will receive are given APS (APS) processing module, carry out corresponding multiplex section protection exchanging and processing by the APS processing module.Because it is the process of a more complicated that APS handles, and generally is to be handled by special module, the processing procedure that the present invention relates to only passes to the APS module with corresponding K1 and K2 byte and gets final product.
The 7th step: with the content writing module A of module B, the content of update module A.K1 when once having K1 and K2 to change before modules A is deposited all the time and the content of K2, module B then deposits the content of the K1 and the K2 of present frame.
The 8th step: open the CPU interrupt response of module E, wait detects variation next time and handles.
The 9th step: refreshing of module B enabled to open, make module C can continue to receive the content of K1 and K2 and deposit module B in, compare, detect the variation of K1 and K2 byte in real time with the content of modules A.Refresh do not open before, therefore the content among the module B can not change, and sends the K1 that takes place and the variation of K2 again and do not handle in the Interrupt Process process.
Accompanying drawing 1 is depicted as the schematic diagram of the present invention's multiplex section protection exchanging scheme realization before.Mainly comprise several parts compositions such as optical link K1 and K2 byte-extraction, K1 and K2 byte change-detection, multiplex section protection exchanging processing etc.In actual applications; the extraction of optical link K1 and K2 byte is generally finished by the optical line interface unit of SDH system; Optical Line Board OL comes out the K1 and the K2 byte-extraction of each light mouth the inside that veneer is received; the protection that is delivered to system according to the form of system's appointment is switched the processing module the inside and is handled, and this part is generally realized by the cross unit of SDH system.
Among the present invention, the frame frequency that K1 that Optical Line Board OL is sent and K2 byte are formed a specified format is the data/address bus of 8kHz, delivers to the FPGA the inside of cross unit, is detected the variation of K1 and K2 byte content automatically by FPGA.If FPGA detects K1 and the K2 byte content received variation has taken place, then FPGA hardware automatically records the content of current K1 that receives and K2 byte, produces interrupt signal simultaneously, gives the CPU of cross unit.CPU enters interrupt handling routine after receiving interrupt signal, read the K1 that changes and the content of K2 byte from FPGA, finishes protection according to the APS algorithm of appointment then and switches.
Hardware components function involved in the present invention mainly is to finish in FPGA inside.As shown in Figure 2, modules A, module B, module C, module D can realize that module E then realizes with high-performance CPU in FPGA inside.K1 and K2 byte bus from the optical line interface plate enter FPGA according to certain format, at this moment, each K1 on this bus and K2 byte can be stored away in FPGA inside, as the module B among Fig. 2, module B can be realized that each frame of the content of module B refreshes once by dual port RAM.The content of module B is current K1 and K2 byte of coming from the optical line interface plate.Among the figure content of modules A then be the last time K1 that writes by CPU and K2 when changing all K1 and the content of K2 byte, the content format of this module and module B are just the same, also can realize with dual port RAM, are merely able to carry out content refresh by CPU.The content of modules A is converted into the K1 form identical with the K2 bus that comes with the optical line interface plate enters a comparison module C, by the hardware content of these two tables relatively automatically, K1 that promptly more current K1 that receives and K2 content are left when last time changing and the content of K2.Implementation method relatively has multiple mode, can directly compare the content of two modules A and module B, also can be converted to serial data relatively, and the latter can save the resource of some FPGA.If the content of the K1 that comparison module C receives and K2 byte and modules A and different, comparison module C can automatically record the position of each byte that changes so, and module B then writes down the K1 of current variation and the content of K2 byte.Change because K1 and K2 bus are the frame frequencies according to 8kHz, therefore when FPGA record K1 and K2 content, must all deposit current complete a frame K1 and K2 byte content in module B, the K1 that receives with assurance and the integrality of K2 data.After K1 that this frame changes and K2 byte deposited module B fully in, the automatic stopping modular B of refresh control logic refreshed, and promptly no longer receives the K1 and the K2 byte of back.Interrupt generation simultaneously and can produce an interrupt signal to CPU processing module E with control module D, CPU receives and enters interrupt handling routine after the interrupt signal, interrupts according to certain flow processing.After interrupting finishing dealing with, the content of module B is read the position of writing module A correspondence then, the content of refresh module A.Open refreshing of module B afterwards again and enable, make that module B continues to receive current K1 and K2 bus data, comparison module C begins new change-detection process.
The present invention needs software and hardware to cooperate and realizes its function when implementing.Figure 3 shows that process chart of the present invention.Whether FPGA hardware detects K1 and the K2 byte content received from the optical line interface plate always in real time and changes, if change, then module C can write down the K1 of variation and the position of K2 byte, module B then all notes corresponding that frame K1 that changes and K2 data, after all noting, module B stops to receive K1 and K2 byte automatically, and module D can produce interrupt signal and give CPU simultaneously.More than handle and realize by FPGA hardware.
CPU promptly enters interrupt handling routine after receiving and interrupting, and carries out relevant treatment by CPU software.Software should at first be closed the interrupt response of CPU, avoids having in Interrupt Process other interruption to influence the processing of current interruption, guarantees that current Interrupt Process finishes.CPU is that variation has taken place for which K1 and K2 byte from the inner inquiry of FPGA module C then, and from module B its content is read in internal memory.After the K1 that all changes and K2 byte read away, software was handled K1 and K2 byte according to the form that the APS of system module requires, and gives the APS module and handles.The processing of APS module is independent of interrupt handling routine, is two different tasks.At this moment, interrupt handling routine is no matter the disposition of APS is proceeded following processing procedure.CPU all reads the content of FPGA internal module, in the whole writing module A of corresponding relation, and the content of update module A, the assurance modules A is preserved K1 and the K2 byte content that changed last time when taking place all the time.Software is opened the interrupt response control of CPU, makes CPU can respond the interruption that produces later.Last software is opened refreshing of module B and is enabled, and makes module B can continue to receive current up-to-date K1 that receives and K2 byte, and FPGA module C continues process relatively simultaneously.More than this part processing realize by CPU software.
According to the solution of the present invention; in multiplex section protection exchanging is handled, adopt hardware to detect the variation of K1 and K2 byte automatically, can save software cycle ground all K1 of inquiry and K2 byte content and process relatively; shortened the change-detection time, improved software and carried out efficient.Adopt the mode of Interrupt Process simultaneously, improved and protected the real-time of switching processing.In the many networkings of SDH network element, apparent in view improvement is arranged for the shortening of protection switch time.
Claims (7)
1. device that shortens SDH multiplexing segment protect switching time comprises:
Extraction module extracts K1 and the K2 byte of receiving on the corresponding SDH optical link by the optical line interface plate, delivers to programmable logic device;
Programmable logic device detects the variation of receiving K1 and K2 byte, when changing, writes down current K1 that receives and K2 byte content, produces the interrupt signal notification processor simultaneously;
Processor is received interrupt signal, and K1 and the K2 byte content that receive visit programmable logic device inside are carried out corresponding multiplex section protection exchanging according to the content of K1 and K2 byte and handled;
It is characterized in that:
Frame K1 and K2 byte module before described programmable logic device comprises, present frame K1 and K2 byte module, K1 and K2 byte change detection module interrupt producing refreshing control module;
Frame K1 and K2 byte module before described write front one frame K1 that current programmable logic device receives and the content of K2 by processor;
Described present frame K1 and K2 byte module write the K1 and the K2 byte of the present frame that receives and are used to write down the K1 of current variation and the content of K2 byte;
Described K1 and K2 byte change detection module write the K1 and the K2 byte of the present frame that receives, with the byte content of preceding frame K1 and K2 relatively, and comparative result delivered to interrupt producing refreshing control module and handle; And the position that is used for writing down automatically each byte that changes;
Described interruption produces refreshing control module, relatively content is identical, described present frame K1 and K2 byte module continue to receive K1 and K2 byte from the optical line interface plate, relatively content is inequality, described present frame K1 and K2 byte module are being received after former frame all K1 and K2 byte, stop to receive the K1 and the K2 byte of next frame, produce interrupt signal simultaneously, notification processor carries out corresponding multiplex section protection exchanging to be handled;
Described processor; from K1 and K2 byte change detection module, inquire K1 and the K2 byte that changes; from present frame K1 and K2 byte module, read K1 and the K2 byte content of present frame after changing; switch processing by corresponding functional modules protection; send protection and switch control signal; the content of present frame K1 and K2 byte module is all write in preceding frame K1 and the K2 byte module; the content of frame K1 and K2 byte module before upgrading; open present frame K1 and refreshing of K2 byte module enables; K1 and K2 byte change detection module continue to receive K1 and K2 byte and compare, and produce interruption once more up to detect variation next time.
2. shorten the device of SDH multiplexing segment protect switching time according to claim 1, it is characterized in that:
Frame K1 and K2 byte module and present frame K1 and K2 byte module adopt dual port RAM to realize before described.
3. shorten the device of SDH multiplexing segment protect switching time according to claim 1, it is characterized in that:
Frame K1 and K2 byte module and present frame K1 and K2 byte module before described realize content refresh by processor.
4. shorten the device of SDH multiplexing segment protect switching time according to claim 1, it is characterized in that:
The content of frame K1 and K2 byte module and present frame K1 and K2 byte module also can be converted to serial data and compare before described K1 and K2 byte change detection module can directly compare.
5. method that shortens SDH multiplexing segment protect switching time comprises following processing:
The first step: detect K1 and the K2 byte of receiving present frame from the optical line interface plate in real time, compare with the K2 byte content with K1 in the preceding frame and whether to change,, then proceed comparison if do not change, if change, write down the K1 of each variation and the position of K2 byte automatically;
Second step: the K1 and the K2 byte of the current present frame of receiving from the optical line interface plate are all preserved, stop automatically refreshing;
The 3rd step: produce an interrupt signal automatically to processor;
The 4th step: processor cuts out CPU interrupt response;
The 5th step: the variable condition of processor inquiry K1 and K2 byte, the byte content of directly reading corresponding vicissitudinous K1 and K2;
The 6th step: K1 and K2 byte after the variation that processor will be received are given the APS processing module, carry out corresponding multiplex section protection exchanging and processing;
The 7th step: with the content update in the preceding frame is the K1 and the K2 byte content of present frame;
The 8th step: open the interrupt response of processor, wait detects K1 and the variation of K2 byte next time and handles;
The 9th step: open refreshing of present frame and enable, continue to receive the content of K1 and K2, compare, detect the variation of K1 and K2 byte in real time with the content of preceding frame.
6. as the method for shortening SDH multiplexing segment protect switching time as described in the claim 5, it is characterized in that:
The K1 when once having K1 and K2 to change before the preceding frame in described the 7th step is deposited all the time and the content of K2 byte;
Present frame in described the 7th step is deposited the content of the K1 and the K2 of present frame.
7. as the method for shortening SDH multiplexing segment protect switching time as described in the claim 5, it is characterized in that:
Described the 9th the step in present frame refresh enable not open before, the content in the present frame does not change.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200510080367XA CN1893332B (en) | 2005-07-04 | 2005-07-04 | Method and apparatus for shortening SDH multi-plexing segment protective rearranging time |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200510080367XA CN1893332B (en) | 2005-07-04 | 2005-07-04 | Method and apparatus for shortening SDH multi-plexing segment protective rearranging time |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1893332A CN1893332A (en) | 2007-01-10 |
| CN1893332B true CN1893332B (en) | 2010-09-08 |
Family
ID=37597873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200510080367XA Expired - Fee Related CN1893332B (en) | 2005-07-04 | 2005-07-04 | Method and apparatus for shortening SDH multi-plexing segment protective rearranging time |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1893332B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101159524B (en) * | 2007-11-26 | 2012-06-27 | 华为技术有限公司 | Automatic protection rearrangement checking method and device |
| CN101394310B (en) * | 2008-11-04 | 2011-05-04 | 烽火通信科技股份有限公司 | Apparatus and method for constructing management communication network and signaling communication network |
| CN101902436A (en) * | 2009-05-31 | 2010-12-01 | 华为技术有限公司 | Interplate communication method, device and system |
| CN101895338B (en) * | 2010-07-19 | 2015-01-28 | 中兴通讯股份有限公司 | Method, device and system for recovering service in multiplex section switching |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1295397A (en) * | 1999-11-04 | 2001-05-16 | 深圳市中兴通讯股份有限公司 | Automatically protected switching method and device in high rate SDH loop |
| CN1484391A (en) * | 2002-09-21 | 2004-03-24 | 深圳市中兴通讯股份有限公司 | Method for raising protective inversion reliability in multiplexing section of optical transmission circular network |
-
2005
- 2005-07-04 CN CN200510080367XA patent/CN1893332B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1295397A (en) * | 1999-11-04 | 2001-05-16 | 深圳市中兴通讯股份有限公司 | Automatically protected switching method and device in high rate SDH loop |
| CN1484391A (en) * | 2002-09-21 | 2004-03-24 | 深圳市中兴通讯股份有限公司 | Method for raising protective inversion reliability in multiplexing section of optical transmission circular network |
Non-Patent Citations (1)
| Title |
|---|
| 毛谦.SDH光传送网的保护倒换.光通信研究 第1～2期.1994,(第1～2期),30-39. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1893332A (en) | 2007-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0103460B1 (en) | Improvements in or relating to data interconnecting networks | |
| CN100465934C (en) | Device and method for transmitting data in asynchronous clock domain | |
| CN106487679B (en) | The active-standby switch system and switching method of Ethernet switch | |
| HU219747B (en) | Synchronizing method | |
| US9460035B2 (en) | Method for operating a slave node of a digital bus system | |
| CN103441861B (en) | A kind of data record generation method and device | |
| CN1893332B (en) | Method and apparatus for shortening SDH multi-plexing segment protective rearranging time | |
| CN102984042A (en) | Deterministic scheduling method and system for realizing bus communication | |
| US5901137A (en) | Control signal transferring system | |
| CN102014012A (en) | Synchronous alarming method and device | |
| US9280426B2 (en) | System and method for server redundancy | |
| JPH02226926A (en) | System for transmitting hdlc frame on multi-channel pcm type ring | |
| CN106873545A (en) | A kind of real-time multiprocessors system based on FPGA | |
| EP0601768B1 (en) | Bus monitor circuit for switching system and method of monitoring | |
| CN105915518B (en) | A kind of ethernet data frame real time parsing method and device | |
| CN102045230A (en) | Ethernet link protection switching method and device | |
| CN100468260C (en) | Method for implementing working main station and standby main station synchronous recording | |
| CN1294504C (en) | Data separation switching transmitting method based on USB bus | |
| CN101141195A (en) | Considerable alarm reporting method and system on optical communication transferring plane | |
| CN107276845B (en) | A kind of real time data dispatching method with fault tolerance of field of track traffic | |
| CN104022909B (en) | The method for processing business switched, device and system based on XAUI link | |
| US6438626B1 (en) | System implementing a state transition having an interface storing a new next state of a self block and exchanging the state information with other block | |
| US5003560A (en) | Receiving counter phase synchronization circuit of the synchronous transmission system | |
| KR102509057B1 (en) | System and method for monitoring netwrok | |
| CN115718783A (en) | System for supporting database synchronization through multiple channels under local area network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100908 Termination date: 20130704 |