CN1893332A - Method and apparatus for shortening SDH multi-plexing segement protective rearranging time - Google Patents

Method and apparatus for shortening SDH multi-plexing segement protective rearranging time Download PDF

Info

Publication number
CN1893332A
CN1893332A CN 200510080367 CN200510080367A CN1893332A CN 1893332 A CN1893332 A CN 1893332A CN 200510080367 CN200510080367 CN 200510080367 CN 200510080367 A CN200510080367 A CN 200510080367A CN 1893332 A CN1893332 A CN 1893332A
Authority
CN
China
Prior art keywords
byte
module
content
frame
present frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200510080367
Other languages
Chinese (zh)
Other versions
CN1893332B (en
Inventor
石建锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CN200510080367XA priority Critical patent/CN1893332B/en
Publication of CN1893332A publication Critical patent/CN1893332A/en
Application granted granted Critical
Publication of CN1893332B publication Critical patent/CN1893332B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Time-Division Multiplex Systems (AREA)

Abstract

The method and equipment for shortening time of protecting and rearranging SDH multiplexing segment in SDH ring net includes parts and procedures: module A of previous frame K1/K2 byte, module B of current frame K1/K2 byte, module C for detecting change of K1/K2 byte, interrupting generation and refreshing control module D, and module E for processing protection and rearrangement for CPU multiplexing segment. Since K1/K2 byte sent from interface board of optical line is updated according to 8kHz frame frequency, thus, the invention only needs to detect whether contents between K1/K2 of current frame and K1/K2 of previous frame are changed or not. From analysis in theory, in former polling mode of software, change of K1/K2 is needed to check at two points: beginning and end nodes. One polling cycle is 1-3ms. In the disclosed method, it is most time as 0.4ms between occurrence of K1/K2 change and generation of interrupting signal. Thus, protecting and rearranging time can reduce 1-5ms.

Description

A kind of method and device thereof that shortens SDH multiplexing segment protect switching time
Technical field
The present invention relates to a kind ofly in optical communication SDH looped network, shorten the implementation method of SDH multiplexing segment protect switching time, the invention still further relates to the device that shortens SDH multiplexing segment protect switching time.
Background technology
Along with development of Communication Technique, people are increasing to the demand of communication, and more and more higher to the requirement of communication quality, the survivability and the reliability of communication network are more and more important, and the SDH self-healing network in the optical communication field has obtained using widely.
In the SDH self-healing network, the multiplex section protection exchanging ring is a kind of more common structure.The multiplex section protection exchanging ring utilizes MSOH (MSOH) byte K1 and the K2 among the SDH to come transmission failure information and start protection to switch.The switching time of ITU-T standard code multiplex section protective ring can not surpass 50ms, and along with the SDH network becomes increasingly complex, speed is more and more higher, and the realization difficulty of this index is increasing.
Relevant multiplex section protection exchanging implementation can be referring to relevant patent " automatic protection switching method on the high rate SDH loop and device ", number of patent application CN99121279.
Realizing in the technical scheme at present multiplex section protection exchanging, specifically is whether each network element in the SDH looped network detects the MSOH byte K1/K2 that receives each light direction by CPU software and change to be used as protecting and switch foundation.Because CPU software need be handled a lot of tasks, therefore when the variation of inquiry K1/K2, adopt the mode of poll, be that 1-3ms inquires about once according to different software processes processes.If the K1/K2 of certain light mouth the inquiry shortly past after variation has taken place at once; must wait until that then next polling cycle arrival can detect the variation of generation; then detected transformation period has fallen behind time of maximum 3ms with respect to actual change, causes the protection switch time lengthening.In addition, adopt the software inquiry mode,, all will inquire about and compare, also reduced software efficiency no matter whether the K1/K2 byte changes.
Summary of the invention
The objective of the invention is in order to have overcome software polling detection K1/K2 byte transformation period of the prior art long; can not detect the variation of K1/K2 byte in real time and protect the shortcoming of switching processing; solve the long problem of protection switch time that exists in the prior art, and a kind of method and device thereof that shortens SDH multiplexing segment protect switching time is provided.
The present invention specifically is achieved in that
A kind of device that shortens SDH multiplexing segment protect switching time comprises:
Extraction module extracts the K1/K2 byte of receiving on the corresponding SDH optical link by the optical line interface plate, delivers to programmable logic device;
Programmable logic device detects the variation of receiving the K1/K2 byte, when changing, writes down the current K1/K2 byte content of receiving, produces the interrupt signal notification processor simultaneously;
Processor is received interrupt signal, and the K1/K2 byte content that receive visit programmable logic device inside is carried out corresponding multiplex section protection exchanging according to the content of K1/K2 byte and handled;
It is characterized in that:
Described programmable logic device comprises preceding frame K1/K2 byte module, present frame K1/K2 byte module, and K1/K2 byte change detection module interrupts producing refreshing control module;
Frame K1/K2 byte module before described writes the content of the front one frame K1/K2 that current programming device receives by processor;
Described present frame K1/K2 byte module writes the K1/K2 byte of the present frame that receives;
Described K1/K2 byte change detection module writes the K1/K2 byte of the present frame that receives, with the byte content of preceding frame K1/K2 relatively, and comparative result delivered to interrupt producing refreshing control module and handle;
Described interruption produces refreshing control module, relatively content is identical, described present frame K1/K2 byte module continues to receive the K1/K2 byte from the optical line interface plate, relatively content is inequality, described present frame K1/K2 byte module is being received after all K1/K2 bytes of former frame, stop to receive the K1/K2 byte of next frame, produce interrupt signal simultaneously, notification processor carries out corresponding multiplex section protection exchanging to be handled;
Described processor; from K1/K2 byte change detection module, inquire the K1/K2 byte that changes; read the K1/K2 byte content of present frame after changing in the frame K1/K2 byte module in the past; switch processing by corresponding functional modules protection; send protection and switch control signal; the content of present frame K1/K2 byte module is all write in the preceding frame K1/K2 byte module; the content of frame K1/K2 byte module before upgrading; opening refreshing of present frame K1/K2 byte module enables; K1/K2 byte change detection module continues to receive the K1/K2 byte and compare, and produces interruption once more up to detect variation next time.
Frame K1/K2 byte module and present frame K1/K2 byte module adopt dual port RAM to realize before described.
Frame K1/K2 byte module and present frame K1/K2 byte module before described realize content refresh by processor.
The content of frame K1/K2 byte module and present frame K1/K2 byte module also can be converted to serial data and compare before described K1/K2 byte change detection module can directly compare.
Described K1/K2 byte change detection module automatically records the position of each byte that changes;
The content of the K1/K2 byte of the current variation of described present frame K1/K2 byte module records.
A kind of method that shortens SDH multiplexing segment protect switching time comprises following processing:
The first step: detect the K1/K2 byte of receiving present frame from the optical line interface plate in real time, compare with the K1/K2 byte content in the preceding frame and whether to change,, then proceed comparison if do not change, if change, write down the position of the K1/K2 byte of each variation automatically;
Second step: the K1/K2 byte of the current present frame of receiving from the optical line interface plate is all preserved, stop automatically refreshing;
The 3rd step: produce an interrupt signal automatically to processor;
The 4th step: processor cuts out CPU interrupt response;
The 5th step: the variable condition of processor inquiry K1/K2 byte, the byte content of directly reading corresponding vicissitudinous K1/K2;
The 6th step: the K1/K2 byte after the variation that processor will be received is given the APS processing module, carries out corresponding multiplex section protection exchanging and processing;
The 7th step: with the content update in the preceding frame is the K1/K2 byte content of present frame;
The 8th step: open the interrupt response of processor, wait detects the variation of K1/K2 byte next time and handles;
The 9th step: open refreshing of present frame and enable, continue to receive the content of K1/K2, compare, detect the variation of K1/K2 byte in real time with the content of preceding frame.
The content of the K1/K2 byte when once having K1/K2 to change before the preceding frame in described the 7th step is deposited all the time;
Present frame in described the 7th step is deposited the content of the K1/K2 of present frame.
Described the 9th the step in present frame refresh enable not open before, the content in the present frame does not change.
Adopt the method for the invention and device, compared with prior art, protection switch time can obviously shorten.Analyze theoretically; software polling mode originally; all need to detect the variation of K1/K2 at two nodes of head and the tail; a polling cycle is 1-3ms; adopt Device Testing mode of the present invention; change the time that interrupt signal produces 0.4ms at most from K1/K2, so protection switch time can improve 1-5ms.
Actual test result: the protection switch time of the two-fibre two-way multi-section guard ring of typical 6 network elements is compared former scheme can shorten 3-4ms.This protection with respect to 50ms is switched and required is an apparent in view raising.If the networking network element is more, then effect can be more obvious.
Description of drawings
Fig. 1 is the present invention's structural representation of employed multiplex section protection exchanging technical scheme before;
Fig. 2 is the theory diagram that the K1/K2 byte that realizes of the present invention changes the hardware detection device;
Fig. 3 is that the K1/K2 byte that the present invention realizes changes the hardware detection process chart.
Embodiment
Be described in further detail below in conjunction with the enforcement of accompanying drawing technical scheme of the present invention:
The realization principle of used multiplex section protection exchanging technical scheme as shown in Figure 1 before the present invention.Consist of the following components: SDH optical link K1/K2 byte-extraction module, FPGA (programmable logic device) hardware detection K1/K2 byte change, CPU (processor) multiplex section protection exchanging is handled.
The process that whole protecting is switched processing is as follows: SDH optical link K1/K2 byte-extraction module is come out the K1/K2 byte-extraction of receiving on the corresponding light circuit; deliver to FPGA; detect the situation of change of receiving the K1/K2 byte by FPGA; if change then note the content of the current K1/K2 byte of receiving; produce interrupt signal notice CPU simultaneously and carry out the multiplex section protection exchanging processing; CPU receives after the interrupt signal; the content of the K1/K2 byte that visit FPGA receives inside is carried out corresponding protection according to the content of K1/K2 and is switched processing.
The device that the present invention realized mainly is the improvement to two partial contents in back in the accompanying drawing 1; the concrete composition as shown in Figure 2, mainly be made up of following 5 modules: preceding frame K1/K2 byte modules A, present frame K1/K2 byte module B, K1/K2 byte change detection module C, interruption produce refreshing control module D, CPU multiplex section protection exchanging processing module E.
SDH optical link K1/K2 byte-extraction is generally firm and hard existing by the optical line interface of SDH system.Because SDH communication is with the transmission of STM modular structure, therefore the K1/K2 byte of receiving also is that frame frequency according to 8kHz upgrades.The improvement of device of the present invention is really based on this realization.
The optical line interface plate is delivered to module B and module C the inside with the K1/K2 byte of receiving according to certain form.K1/K2 byte change detection module C detects the variation of K1/K2 byte according to following process.Upgrade because the K1/K2 byte of sending here from the optical line interface plate is the frame frequency according to 8kHz, therefore only need to detect when whether the K1/K2 of former frame and K1/K2 content that previous frame is received change and get final product.
At first, CPU writes the content of the front one frame K1/K2 that current FPGA receives in the preceding frame K1/K2 byte modules A, and the current K1/K2 byte of receiving that the optical line interface plate will be received is delivered among present frame K1/K2 byte module B and the K1/K2 byte change detection module C.The content of automatic comparison module A of module C and the K1/K2 byte sent here from the optical line interface plate, and comparative result is delivered to module D handle.If content is identical, then module B continues to receive the K1/K2 byte from the optical line interface plate; If content difference; then module B is being received after all K1/K2 knots of former frame; stop to receive the K1/K2 byte of next frame; module D produces interrupt signal simultaneously; notice CPU processing module E; show that variation has taken place the current K1/K2 byte of receiving, request module E carries out multiplex section protection exchanging to be handled.Module E receives after the interrupt signal, and inquiring from module C is that variation has taken place which K1/K2 byte, reads the current K1/K2 byte content afterwards that changes then from module B, switches processing by corresponding functional modules protection.Module E handle the protection switch after; send protection and switch control signal; to work as then among the whole writing module A of content of front module B; the content of update module A; opening refreshing of module B then enables; then module C continues to receive the K1/K2 byte and compare, and produces interruption once more up to detect variation next time.
Hardware detection K1/K2 described in the invention changes method handling process such as the following description of shortening protection switch time.Process chart is seen accompanying drawing 3.
Whether the first step: module C detects the K1/K2 byte of receiving from the optical line interface plate always in real time and compares with the K1/K2 byte content the modules A and change, if do not change, then proceeds comparison.If change, module C writes down the position of the K1/K2 byte of each variation automatically.
Second step:, then the current K1/K2 byte of receiving from the optical line interface plate is preserved by module B if module C detects variation.After the K1/K2 byte that will work as former frame was all preserved, module B stopped to refresh automatically.
The 3rd step: when module D all notes the K1/K2 byte of current variation at module B, produce an interrupt signal automatically, notification module E handles.
The 4th step: module E closes CPU interrupt response, avoids producing once more in the Interrupt Process process interrupting, and influences current Interrupt Process process.
The 5th step: the variable condition of the inner K1/K2 of enquiry module C, the content of the inner corresponding vicissitudinous K1/K2 byte of module B is read.Because module C detects and can directly indicate is that variation has taken place which K1/K2 byte, so software only need directly read the corresponding K1/K2 byte that has taken place to change and gets final product.
The 6th step: the K1/K2 byte after the variation that module E will receive is given APS (APS) processing module, carries out corresponding multiplex section protection exchanging and processing by the APS processing module.Because it is the process of a more complicated that APS handles, and generally is to be handled by special module, the processing procedure that the present invention relates to only passes to the APS module with corresponding K1/K2 byte and gets final product.
The 7th step: with the content writing module A of module B, the content of update module A.The content of K1/K2 when once having K1/K2 to change before modules A is deposited all the time, module B then deposits the content of the K1/K2 of present frame.
The 8th step: open the CPU interrupt response of module E, wait detects variation next time and handles.
The 9th step: refreshing of module B enabled to open, make module C can continue to receive the content of K1/K2 and deposit module B in, compare, detect the variation of K1/K2 byte in real time with the content of modules A.Refresh do not open before, the content among the module B can not change, the variation that therefore sends the K1/K2 that takes place in the Interrupt Process process is not again handled.
Accompanying drawing 1 is depicted as the schematic diagram of the present invention's multiplex section protection exchanging scheme realization before.Mainly comprise several parts compositions such as optical link K1/K2 byte-extraction, K1/K2 byte change-detection, multiplex section protection exchanging processing.In actual applications; the extraction of optical link K1/K2 byte is generally finished by the optical line interface unit of SDH system; Optical Line Board OL comes out the K1/K2 byte-extraction of each light mouth the inside that veneer is received; the protection that is delivered to system according to the form of system's appointment is switched the processing module the inside and is handled, and this part is generally realized by the cross unit of SDH system.
Among the present invention, the frame frequency that the K1/K2 byte that Optical Line Board OL is sent is formed a specified format is the data/address bus of 8kHz, delivers to the FPGA the inside of cross unit, is detected the variation of K1/K2 byte content automatically by FPGA.If FPGA detects the K1/K2 byte content of receiving variation has taken place, then FPGA hardware automatically records the content of the current K1/K2 byte of receiving, produces interrupt signal simultaneously, gives the CPU of cross unit.CPU enters interrupt handling routine after receiving interrupt signal, from the content that FPGA reads the K1/K2 byte that changes, finish protection according to the APS algorithm of appointment then and switch.
Hardware components function involved in the present invention mainly is to finish in FPGA inside.As shown in Figure 2, modules A, module B, module C, module D can realize that module E then realizes with high-performance CPU in FPGA inside.K1/K2 byte bus from the optical line interface plate enters FPGA according to certain format, at this moment, each the K1/K2 byte on this bus can be stored away in FPGA inside, as the module B among Fig. 2, module B can be realized that each frame of the content of module B refreshes once by dual port RAM.The content of module B is current K1/K2 byte of coming from the optical line interface plate.Among the figure content of modules A then be by CPU write last time K1/K2 changes the time the content of all K1/K2 bytes, the content format of this module and module B are just the same, also can realize with dual port RAM, are merely able to carry out content refresh by CPU.The content of modules A is converted into the identical form of K1/K2 bus that comes with the optical line interface plate enters a comparison module C, by the hardware content of these two tables relatively automatically, the content of the K1/K2 that the promptly more current K1/K2 content of receiving is left when last time changing.Implementation method relatively has multiple mode, can directly compare the content of two modules A and module B, also can be converted to serial data relatively, and the latter can save the resource of some FPGA.If the content of K1/K2 byte that comparison module C receives and modules A and different, comparison module C can automatically record the position of each byte that changes so, and module B then writes down the content of the K1/K2 byte of current variation.Change because the K1/K2 bus is the frame frequency according to 8kHz, therefore when FPGA record K1/K2 content, must all deposit a current complete frame K1/K2 byte content in module B, the integrality of the K1/K2 data of receiving with assurance.After K1/K2 byte that this frame changes deposited module B fully in, the automatic stopping modular B of refresh control logic refreshed, and promptly no longer receives the K1/K2 byte of back.Interrupt generation simultaneously and can produce an interrupt signal to CPU processing module E with control module D, CPU receives and enters interrupt handling routine after the interrupt signal, interrupts according to certain flow processing.After interrupting finishing dealing with, the content of module B is read the position of writing module A correspondence then, the content of refresh module A.Open refreshing of module B afterwards again and enable, make that module B continues to receive current K1/K2 bus data, comparison module C begins new change-detection process.
The present invention needs software and hardware to cooperate and realizes its function when implementing.Figure 3 shows that process chart of the present invention.Whether FPGA hardware detects the K1/K2 byte content of receiving from the optical line interface plate always in real time and changes, if change, then module C can write down the position of the K1/K2 byte of variation, module B then all notes corresponding that frame K1/K2 data that change, after all noting, module B stops to receive the K1/K2 byte automatically, and module D can produce interrupt signal and give CPU simultaneously.More than handle and realize by FPGA hardware.
CPU promptly enters interrupt handling routine after receiving and interrupting, and carries out relevant treatment by CPU software.Software should at first be closed the interrupt response of CPU, avoids having in Interrupt Process other interruption to influence the processing of current interruption, guarantees that current Interrupt Process finishes.CPU is that variation has taken place which K1/K2 byte from the inner inquiry of FPGA module C then, and from module B its content is read in internal memory.After the K1/K2 byte that all changes read away, software was handled the K1/K2 byte according to the form that the APS of system module requires, and gives the APS module and handles.The processing of APS module is independent of interrupt handling routine, is two different tasks.At this moment, interrupt handling routine is no matter the disposition of APS is proceeded following processing procedure.CPU all reads the content of FPGA internal module, in the whole writing module A of corresponding relation, and the content of update module A, the assurance modules A is preserved the K1/K2 byte content that changed last time when taking place all the time.Software is opened the interrupt response control of CPU, makes CPU can respond the interruption that produces later.Last software is opened refreshing of module B and is enabled, and makes module B can continue to receive the current up-to-date K1/K2 byte of receiving, FPGA module C continues process relatively simultaneously.More than this part processing realize by CPU software.
According to the solution of the present invention; in multiplex section protection exchanging is handled, adopt hardware to detect the variation of K1/K2 byte automatically, can save software cycle ground all K1/K2 byte content of inquiry and process relatively; shortened the change-detection time, improved software and carried out efficient.Adopt the mode of Interrupt Process simultaneously, improved and protected the real-time of switching processing.In the many networkings of SDH network element, apparent in view improvement is arranged for the shortening of protection switch time.

Claims (8)

1, a kind of device that shortens SDH multiplexing segment protect switching time comprises:
Extraction module extracts the K1/K2 byte of receiving on the corresponding SDH optical link by the optical line interface plate, delivers to programmable logic device;
Programmable logic device detects the variation of receiving the K1/K2 byte, when changing, writes down the current K1/K2 byte content of receiving, produces the interrupt signal notification processor simultaneously;
Processor is received interrupt signal, and the K1/K2 byte content that receive visit programmable logic device inside is carried out corresponding multiplex section protection exchanging according to the content of K1/K2 byte and handled;
It is characterized in that:
Described programmable logic device comprises preceding frame K1/K2 byte module, present frame K1/K2 byte module, and K1/K2 byte change detection module interrupts producing refreshing control module;
Frame K1/K2 byte module before described writes the content of the front one frame K1/K2 that current programming device receives by processor;
Described present frame K1/K2 byte module writes the K1/K2 byte of the present frame that receives;
Described K1/K2 byte change detection module writes the K1/K2 byte of the present frame that receives, with the byte content of preceding frame K1/K2 relatively, and comparative result delivered to interrupt producing refreshing control module and handle;
Described interruption produces refreshing control module, relatively content is identical, described present frame K1/K2 byte module continues to receive the K1/K2 byte from the optical line interface plate, relatively content is inequality, described present frame K1/K2 byte module is being received after all K1/K2 bytes of former frame, stop to receive the K1/K2 byte of next frame, produce interrupt signal simultaneously, notification processor carries out corresponding multiplex section protection exchanging to be handled;
Described processor; from K1/K2 byte change detection module, inquire the K1/K2 byte that changes; read the K1/K2 byte content of present frame after changing in the frame K1/K2 byte module in the past; switch processing by corresponding functional modules protection; send protection and switch control signal; the content of present frame K1/K2 byte module is all write in the preceding frame K1/K2 byte module; the content of frame K1/K2 byte module before upgrading; opening refreshing of present frame K1/K2 byte module enables; K1/K2 byte change detection module continues to receive the K1/K2 byte and compare, and produces interruption once more up to detect variation next time.
2, shorten the device of SDH multiplexing segment protect switching time according to claim 1, it is characterized in that:
Frame K1/K2 byte module and present frame K1/K2 byte module adopt dual port RAM to realize before described.
3, shorten the device of SDH multiplexing segment protect switching time according to claim 1, it is characterized in that:
Frame K1/K2 byte module and present frame K1/K2 byte module before described realize content refresh by processor.
4, shorten the device of SDH multiplexing segment protect switching time according to claim 1, it is characterized in that:
The content of frame K1/K2 byte module and present frame K1/K2 byte module also can be converted to serial data and compare before described K1/K2 byte change detection module can directly compare.
5, shorten the device of SDH multiplexing segment protect switching time according to claim 1, it is characterized in that:
Described K1/K2 byte change detection module automatically records the position of each byte that changes;
The content of the K1/K2 byte of the current variation of described present frame K1/K2 byte module records.
6, a kind of method that shortens SDH multiplexing segment protect switching time comprises following processing:
The first step: detect the K1/K2 byte of receiving present frame from the optical line interface plate in real time, compare with the K1/K2 byte content in the preceding frame and whether to change,, then proceed comparison if do not change, if change, write down the position of the K1/K2 byte of each variation automatically;
Second step: the K1/K2 byte of the current present frame of receiving from the optical line interface plate is all preserved, stop automatically refreshing;
The 3rd step: produce an interrupt signal automatically to processor;
The 4th step: processor cuts out CPU interrupt response;
The 5th step: the variable condition of processor inquiry K1/K2 byte, the byte content of directly reading corresponding vicissitudinous K1/K2;
The 6th step: the K1/K2 byte after the variation that processor will be received is given the APS processing module, carries out corresponding multiplex section protection exchanging and processing;
The 7th step: with the content update in the preceding frame is the K1/K2 byte content of present frame;
The 8th step: open the interrupt response of processor, wait detects the variation of K1/K2 byte next time and handles;
The 9th step: open refreshing of present frame and enable, continue to receive the content of K1/K2, compare, detect the variation of K1/K2 byte in real time with the content of preceding frame.
7, as the method for shortening SDH multiplexing segment protect switching time as described in the claim 6, it is characterized in that:
The content of the K1/K2 byte when once having K1/K2 to change before the preceding frame in described the 7th step is deposited all the time;
Present frame in described the 7th step is deposited the content of the K1/K2 of present frame.
8, as the method for shortening SDH multiplexing segment protect switching time as described in the claim 6, it is characterized in that:
Described the 9th the step in present frame refresh enable not open before, the content in the present frame does not change.
CN200510080367XA 2005-07-04 2005-07-04 Method and apparatus for shortening SDH multi-plexing segment protective rearranging time Expired - Fee Related CN1893332B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200510080367XA CN1893332B (en) 2005-07-04 2005-07-04 Method and apparatus for shortening SDH multi-plexing segment protective rearranging time

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200510080367XA CN1893332B (en) 2005-07-04 2005-07-04 Method and apparatus for shortening SDH multi-plexing segment protective rearranging time

Publications (2)

Publication Number Publication Date
CN1893332A true CN1893332A (en) 2007-01-10
CN1893332B CN1893332B (en) 2010-09-08

Family

ID=37597873

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200510080367XA Expired - Fee Related CN1893332B (en) 2005-07-04 2005-07-04 Method and apparatus for shortening SDH multi-plexing segment protective rearranging time

Country Status (1)

Country Link
CN (1) CN1893332B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101902436A (en) * 2009-05-31 2010-12-01 华为技术有限公司 Interplate communication method, device and system
CN101394310B (en) * 2008-11-04 2011-05-04 烽火通信科技股份有限公司 Apparatus and method for constructing management communication network and signaling communication network
WO2012009923A1 (en) * 2010-07-19 2012-01-26 中兴通讯股份有限公司 Method, device and system for multiplex section switching and recovering service
CN101159524B (en) * 2007-11-26 2012-06-27 华为技术有限公司 Automatic protection rearrangement checking method and device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1126331C (en) * 1999-11-04 2003-10-29 深圳市中兴通讯股份有限公司 Automatically protected switching method and device in high rate SDH loop
CN100336358C (en) * 2002-09-21 2007-09-05 中兴通讯股份有限公司 Method for raising protective inversion reliability in multiplexing section of optical transmission circular network

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101159524B (en) * 2007-11-26 2012-06-27 华为技术有限公司 Automatic protection rearrangement checking method and device
CN101394310B (en) * 2008-11-04 2011-05-04 烽火通信科技股份有限公司 Apparatus and method for constructing management communication network and signaling communication network
CN101902436A (en) * 2009-05-31 2010-12-01 华为技术有限公司 Interplate communication method, device and system
WO2012009923A1 (en) * 2010-07-19 2012-01-26 中兴通讯股份有限公司 Method, device and system for multiplex section switching and recovering service

Also Published As

Publication number Publication date
CN1893332B (en) 2010-09-08

Similar Documents

Publication Publication Date Title
CN1143221C (en) Method and apparatus for distributing cycle clock to plurality of bus nodes in bus bridge
CN1826591A (en) Reverse path forwarding protection
CN1203641C (en) Method and system for monitoring network intrusion
CN1893332A (en) Method and apparatus for shortening SDH multi-plexing segement protective rearranging time
US20030219040A1 (en) Apparatus, method and storage medium for carrying out deskew among multiple lanes for use in division transmission of large-capacity data
CN1450767A (en) Data packet forwarding controller and method
CN1831782A (en) Allopatric data image method of network information system
CN1269331C (en) Method for sanding and receiving data based on synchronous serial interface in digital signal processor
CN1294504C (en) Data separation switching transmitting method based on USB bus
CN1801823A (en) Single bus communication protocol with multi node equipment interconnection
CN1602017A (en) Realtime medium access control method compatible with ethernet
CN1968207A (en) Broadcast storm control system and method
CN1127234C (en) Light monitoring channel equipment, system and implementation for wavelength division multiplexing light transmission system
KR100825257B1 (en) Detail processing method of abnormal traffic data
CN1549533A (en) Virtual cascade time delay compensation restoring apparatus
CN1213916A (en) Method and apparatus for detecting timeout of ATM reception packet
CN1122225C (en) Handling interrupts in synchronous environment
CN1210917C (en) Treatment method of sequence number ordering in virtual cascade connection
CN1269323C (en) Searcher and its multipath search method
CN1567830A (en) Multi-channel network management apparatus and method for transmission equipment
CN1933450A (en) Interplate communicating method and interface plate
CN1450758A (en) High performance network intrusion detecting system and detecting method
CN1492601A (en) Recovering method for controlling plane after multi-node restarting in intelligent optical network
US8234524B1 (en) Protocol analysis with event present flags
CN1619517A (en) Multichannel internal integrated circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100908

Termination date: 20130704