CN1889667A - Video frequency signal multi-processor parallel processing method - Google Patents
Video frequency signal multi-processor parallel processing method Download PDFInfo
- Publication number
- CN1889667A CN1889667A CN 200610052661 CN200610052661A CN1889667A CN 1889667 A CN1889667 A CN 1889667A CN 200610052661 CN200610052661 CN 200610052661 CN 200610052661 A CN200610052661 A CN 200610052661A CN 1889667 A CN1889667 A CN 1889667A
- Authority
- CN
- China
- Prior art keywords
- processor
- video
- sub
- piece
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003672 processing method Methods 0.000 title claims abstract description 11
- 238000012545 processing Methods 0.000 claims abstract description 33
- 238000004891 communication Methods 0.000 claims abstract description 11
- 230000015572 biosynthetic process Effects 0.000 claims description 19
- 238000003786 synthesis reaction Methods 0.000 claims description 19
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 239000013598 vector Substances 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 claims description 2
- 230000004927 fusion Effects 0.000 claims description 2
- 238000011002 quantification Methods 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 14
- 230000010354 integration Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 5
- 206010045178 Tunnel vision Diseases 0.000 description 3
- 241001269238 Data Species 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 101100439969 Arabidopsis thaliana CLPD gene Proteins 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010191 image analysis Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
- Image Processing (AREA)
Abstract
A multiple processor parallel-processing method of video signal includes using sub block processor to carry out zonal parallel processing on complete frame of image and utilizing each sub block processor to process one zone of video image, enabling to carry out communication between those processors through video I/O interface and carrying out communication with sub block processor by synthetic processor through communication interface for realizing integration of processing results from each sub block processor.
Description
Technical field
The present invention relates to a kind of parallel video signal processing method, especially the Code And Decode processing method of high resolution digital video signal.
Background technology
The data volume of digital video signal is very big, and particularly the real-time processing of high definition video signal needs googol according to disposal ability.
DSP (digital signal processor) at present commonly used carries out vision signal to be handled, the special-purpose DSP that has been the video and audio signal Treatment Design especially, these processors have special-purpose video and voice data input/output interface, the certain video that also has that has is assisted disposal ability, as data format conversion, VLC (variable-length encoding), VLD (variable length decoding) and OSD (the screen stack shows) etc., can carry out the digital video-audio Signal Processing easily, as compressed encoding and decoding etc., such processor is referred to as multimedia processor or Media Processor.
Programmable logic device (PLD, as FPGA and CPLD), because of having powerful parallel processing capability, being highly suitable for vision signal handles, programmable logic device is extending video input and output interface also, and the also embedded MCU or the MPU that have can be advantageously used in vision signal and handle, become multimedia and handle special-purpose programmable logic device, the present invention also is classified as multimedia processor with it.
Yet the disposal ability of multimedia processor is limited, and people are more and more higher to the requirement of vision signal resolution, and the disposal ability Chang Buneng of single processor satisfies the requirement of handling high definition video signal.Such as, at present the monolithic multimedia processor can't realize the 1080i form high definition video signal H.264, the real-time video compressed encoding of standards such as AVS or MPEG4, more can not handle more high-resolution vision signals such as 4 mega pixels.A solution is the processing of adopting multi-disc processor Parallel Implementation high definition video signal, but because Video processing often needs signal feedback, this just needs to realize high-speed data communication between each processor of parallel processing, method commonly used is to adopt to increase dual port RAM or the mutual high-speed data communication of FIFO realization, but this method realizes complicated, development difficulty is big, and the cost of dual port RAM and FIFO is higher, thereby practicality is relatively poor.The multiprocessors parallel processing mode that adopts the differential high speed serial interface to realize inter-processor communication is also arranged at present, but the processor of this class band differential high speed serial interface is high-end processor at present, cost is higher.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of multi-processor parallel processing method of vision signal, utilize this method can realize the parallel processing of a plurality of multimedia processors more conveniently, thereby reduce the complexity of multiprocessors parallel processing, solve the disposal ability bottleneck problem that high definition video signal is handled.
For achieving the above object, the technical solution used in the present invention is such:
Adopt a plurality of sub-piece processors with video input and video output interface, this sub-piece processor is a multimedia processor, can be DSP with one or more video input and output interfaces (can be configured to have 4 video input interfaces and 2 working methods such as video output interface as the TMS320DM642 processor of TI company), also can be the programming device with video input and output interface.Described sub-piece processor constitutes a parallel video treatment system, and the video image of input is divided into a plurality of sub-pieces (subregion), and each sub-piece is handled with a processor.
In order to realize that each sub-piece processor processing result's fusion also is provided with a synthesis processor in the system that the present invention constituted, this synthesis processor can be a multimedia processor or a MPU (microprocessor is as ARM, MIPS).For example, this system is used for high-resolution video when coding, and the output result of each sub-piece processor all is passed to this synthesis processor, finishes the synthetic and multiple connection of data etc. by synthesis processor, forms a complete data flow.Synthesis processor can be born simultaneously other task of application system, and as audio interface and encoding and decoding, multiple connection is conciliate in the video flowing multiple connection, also the video data of separating after the multiple connection can be distributed to each sub-piece processor by bi-directional data interface (as Ethernet, HPI, EMIF).
If synthesis processor adopts a slice multimedia processor to realize, then it can receive the raster video data from each processor output, is fused to the high-resolution gration video data in synthesis processor, and by its video output output.It is that high definition video decoding and multi-channel video are pieced together screen that the typical case of such system uses.
The video image of Chu Liing is big or algorithm is complicated if desired, then needs video is divided into more sub-piece, promptly needs more sub-piece processor parallel processing, and at this moment available a plurality of processors are formed the synthesis processor groups.For example, adopt the multi-disc multimedia processor to constitute the synthesis processor group, every synthesis processor receives the raster video signal of wherein a few way piece processor outputs, the output signal of each synthesis processor is imported another synthesis processor, synthesize high definition video signal at last, again by its video output output.
Because the input of row, (or frame) control of video signal can be adopted in the video input port of multimedia processor, be input to the data volume of multimedia processor for minimizing, as to given processor, the sub-blocks of data of video that only needs branch to be tasked this processor is imported this processor, and parallel video treatment system of the present invention also can comprise some interface control circuits.Each video input port at corresponding each sub-piece processor, an interface control circuit all can be set, thereby a plurality of interface control circuits are arranged in the system that is constituted, be used to change row, field (or frame) control signal of vision signal, thereby control is input to the view data effective range of processor, promptly only with sub-piece of specific video or the corresponding sub-piece processor of zone input.Described interface control circuit can be realized with programming device such as one or more pieces CPLD, FPGA or other logical circuit.Row, (or frame) control signal can be row, (or frame) useful signal or synchronizing signal, can use signal wire transmits, or adopt special code to be embedded in the video data.
Utilize the video interface of multimedia processor also can realize high-speed data communication between a plurality of processors.The present invention adopts multimedia processor video output outputting video signal and other signal, and another multimedia processor adopts the video input port to receive this signal, thereby realizes the transfer of data between multimedia processor.Because used multimedia processor has a plurality of video inputs and video output interface, just can realize large-scale parallel video processing in this way.In order only to import the data that need, adopt the effective range of interface control circuit control of video data input equally.
Among the present invention because the video input and output port limited amount of multimedia processor, for the ease of realizing the MPP of vision signal, the division of the sub-piece of video should make the quantity of the adjacent sub-blocks of each sub-piece be no more than the video inputs mouth quantity of multimedia processor, as video image can being divided into the sub-piece of horizontal or vertical strip, or the video image matrix pattern is divided into four sub-pieces.
Description of drawings
Fig. 1 is the schematic diagram that the sub-piece of several video images is divided.
Fig. 2 is that the sub-piece of corresponding diagram 1 (a) is divided an embodiment who realizes parallel processing.
Fig. 3 be corresponding diagram 1 (b) or (c) sub-piece divide an embodiment who realizes parallel processing.
Fig. 4 adopts Fig. 3 example structure mode to carry out the embodiment that video code conversion is handled.
Fig. 5 is similar with Fig. 4, adopts two video code conversion Processing Examples that processor is decoded.
Embodiment
To high-resolution video data, each frame has bigger size, HDTV video data as 1920 * 1080 resolution, every two field picture can be divided into shown in Fig. 1 (a) 4, every block size is 960 * 540, also video image can be divided into shown in Fig. 1 (b) 4, and every block size is 480 * 1080, also video image can be divided into shown in Fig. 1 (c) 4, every block size is 1920 * 270.Can handle wherein one respectively with 4 multimedia processors like this, the data behind every video image compression coding send synthesis processor to synthesize complete vision signal.For resolution bigger vision signal or the higher algorithm of processing complexity, then can be divided into more sub-piece in this way, shown in Fig. 1 (d).For the interlaced video signal as HDTV 1080i, then each sub-piece input multimedia processor is that Fen Erchang carries out.
Because the data after picture frame was handled before the inter-frame video treatment technology need utilize, need utilize the data reconstruction (reconstruction frames) of former frame image to carry out estimation as the inter-frame video coding, be the called reference frame, H.264 with video encoding standard such as AVS even need a plurality of reference frames.Other Video processing is also used former image frame data possibly.Problem is that reference frame image data or the intermediate treatment result data that the inter-frame video processing need be used is not limited in the piecemeal at place, also promptly needs the video data of adjacent piecemeal correspondence.When carrying out estimation, use surrounding image data, as using the reference frame data in the frame of broken lines among the figure to the estimation of macro block in the C piece among Fig. 1 (a) with the inter-frame video encryption algorithm.That is to say, adopting partitioned mode to carry out inter-frame video handles, if one of them piecemeal of each processor processing, then each processor all needs to use the reference frame image data from other processor, these data can be exported by video output interface by respective processor, and the video input port by current processor receives in the memory again.As Fig. 1 (a), if piecemeal A handles with processor 1, piecemeal B handles with processor 2, piecemeal C handles with processor 3, piecemeal D handles with processor 4, the video output data of processor 1, processor 2 and processor 4 need be input to processor 3, and processor 1, processor 2 and processor 4 can utilize its video output dateout, and three video input interfaces by processor 3 receive these video datas respectively.
For Fig. 1 (b), (c) and sub-piece division methods (d), as long as adjacent two data are used in the processing of each sub-piece at most.That is to say, handle as figure (b), (c) and (d) as shown in the processor of each sub-piece, need the video data of reception from the sub-piece processor of the adjacent two sub-pieces of this sub-piece of processing.The sub-piece processor that we claim to handle adjacent sub-blocks is adjacent processor.The benefit of this seed block division methods is, can be with the very big video sequence data of a lot of processor parallel processings.
Fig. 2 is an embodiment with said method, and the sub-piece of corresponding diagram 1 (a) is divided.This embodiment adopts the TMS320DM642 multimedia processor of TI, also can adopt other that multimedia processor of a plurality of video input/output interfaces is arranged.DM642 contains 3 video ports, and each video port can be used as 2 10 bit ports again and uses, if all as input, 6 video input ports can be arranged altogether then.
The vision signal of input can be can be by the video data of multimedia processor video port input from the vision signal of the video data of transducer (as CCD or cmos image sensor) or the output of other HD video equipment or other, and we are called outer video signal.By the interface control circuit control of corresponding each processor and row, a control signal of change vision signal, these signals can be row, (or frame) useful signal or synchronizing signal, thereby control is input to the view data effective range of sub-piece processor, promptly only the sub-piece of specific video is imported corresponding processor.And video data can directly be imported the video input port of multimedia processor or do certain time-delay for sequential coupling.
Each processor is with its processed video data, as the reconstruction frames in the coding and decoding video algorithm, intermediate object program or data in the video image analysis, export by video output, we are called internal video signal, same through interface control circuit, select the effective video data by row, field (or frame) control signal in control and the change vision signal, pass through the video input port input processor of processor again.
Because each processor need receive one road outer video signal and from three road internal video signals of corresponding three adjacent processors, promptly need to receive four road video datas altogether, this four road video data all needs to select valid data through interface control circuit, also promptly need four independently interface control circuits altogether, but realize in one or more pieces logical circuits of these interface control circuits.When adopting the multi-disc logical circuit to realize, because interface control circuit is for changing row, (or frame) control signal in the vision signal, the interface control circuit of corresponding same data source (outer video signal or internal video signal) can be combined, thereby simplifies circuit.Interface control circuit can be CLPD, FPGA or other logical circuit.
Each processor receives this four tunnel vision signal with four video input ports, exports one tunnel vision signal with a video output and gives adjacent processor.
Each exports one tunnel processed video signal to synthesis processor with a video interface in addition each processor, and synthesis processor receives this four tunnel vision signal with four video input ports.Synthetic processing also can be communicated by letter with each video processor by interfaces such as Ethernet, HPI, EMIF, thereby realization is to the control of each video processor, to each video processor distributing data stream.
Fig. 3 is another embodiment with said method, and corresponding diagram 1 (b) or sub-piece (c) are divided.Wherein processor 1, processor 2, processor 3, processor 4 are respectively applied for and handle the sub-piece A of video, the sub-piece B of video, the sub-piece C of video, the sub-piece D of video, processor 1 receives the vision signal of outer video signal and from processor 2, processor 2 receives the vision signal of outer video signal and from processor 1 and processor 3, processor 3 receives the vision signal of outer video signal and from processor 2 and processor 4, and processor 4 receives the vision signal of outer video signal and from processor 3.Control mode to vision signal is identical with Fig. 1 example.Especially, for the video coding and the decoding algorithm that H.264 have intra prediction mode with AVS etc., the Code And Decode of its inter-coded macroblocks all needs to use its left side and top neighbor, and the sub-piece shown in Fig. 1 (c) is divided and more can be adapted to real-time coding and decoding.
Fig. 4 is an embodiment who is used for video code conversion who utilizes method shown in Figure 3 to realize.This embodiment realizes video decode with a slice processor, as realize the MPEG2 video decode of HDTV resolution, decoded vision signal is delivered to each video processor, operation principle is identical with Fig. 3, different is decoding processor with in the code stream about the motion vector of macro block, message transmission such as quantization parameter are given synthesis processor, and pass through Ethernet by synthetic the processing, HPI, interfaces such as EMIF are transferred to processor 1, processor 2, processor 3, processor 4, also can directly these information be transferred to each video processor (as shown in phantom in Figure 4) by data/address bus by decoding processor, thereby the speed of estimation in the raising video coding algorithm, perhaps these information can be embedded in the video data, be used as video data and be transferred to each video processor, at this moment need original image is expanded by video interface.
For needs complex video when decoding more, as will realizing the H.264/AVC video decode of 1080i resolution, then available 2 or 4 multimedia processors are realized the parallel video decoding processing with said method.
Fig. 5 is an embodiment who realizes video code conversion with 6 multimedia processors and a slice synthesis processor.
Synthetic processor controls will need the source code flow of transcoding to be transferred to decoding processor 1 and decoding processor 2 by interfaces such as Ethernet, HPI, EMIF, and they all are multimedia processors.Owing to need in the decode procedure to obtain reference frame video data from adjacent processor (being another decoding processor) here, these two processors all are transferred to the other side by video output and input port with reconstruction frames.Decoding processor 1 is transferred to encode processor 1 and encode processor 2 with decoded video data by video port, and decoding processor 2 is transferred to encode processor 3 and encode processor 4 with decoded video data by video port.Simultaneously, decoding processor 1 and decoding processor 2 are transferred to each encode processor (can directly transmit or transmit by synthetic processor controls) with information such as motion vectors by interfaces such as Ethernet, HPI, EMIF.
Main feature of the present invention is to adopt the video port of multimedia processor to carry out transmitting between the processor of video data, thereby realizes the large-scale parallel Video processing.Can be used for but be not limited to the sub-piece of above-mentioned video dividing and embodiment.The inventive method also can be used for video data and merges, and as the multi-channel video splicing with merge, the inventive method can be used for various high-resolution videos to be handled, and cuts apart and understanding etc. as the high-resolution objects in video.
Claims (5)
1, a kind of video frequency signal multi-processor parallel processing method, adopt a plurality of sub-piece processors and synthesis processor to realize the parallel processing of vision signal, it is characterized in that: sub-piece processor carries out the subregion parallel processing to entire image, a zone of each sub-piece processor processing video image can communicate by video input and output interface between these processors; Synthesis processor is realized the fusion to each sub-piece processor processing result by communication interface and sub-piece processor communication.
2, video frequency signal multi-processor parallel processing method according to claim 1, it is characterized in that: in the video input port of sub-piece processor, one interface control circuit can be set, in order to row, a control signal that changes vision signal, control is input to the view data effective range of sub-piece processor, wherein row, a control signal can adopt independently control line, also can be embedded in the video data.
3, video frequency signal multi-processor parallel processing method according to claim 1 and 2, it is characterized in that: the video output interface of sub-piece processor can be connected with the video input interface of other one or more sub-piece processors, in order to realize the data communication between processor.
4, according to claim 1 or 2 or 3 described video frequency signal multi-processor parallel processing methods, it is characterized in that: can realize the video code conversion processing, video decode is handled decoded video data is input to sub-piece processor by video interface, simultaneously with parameters such as former operation vector, quantifications by communication interface or be embedded in the video data, be transferred to each sub-piece processor.
5, video frequency signal multi-processor parallel processing method according to claim 4, it is characterized in that: adopt a plurality of decoding processors to realize video decode, adopt video interface to carry out video Data Transmission between decoding processor, decoded video data is transferred to corresponding sub-piece processor by video interface and control circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2006100526614A CN1889667B (en) | 2006-07-26 | 2006-07-26 | Video frequency signal multi-processor parallel processing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2006100526614A CN1889667B (en) | 2006-07-26 | 2006-07-26 | Video frequency signal multi-processor parallel processing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1889667A true CN1889667A (en) | 2007-01-03 |
| CN1889667B CN1889667B (en) | 2011-03-30 |
Family
ID=37578925
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2006100526614A Active CN1889667B (en) | 2006-07-26 | 2006-07-26 | Video frequency signal multi-processor parallel processing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1889667B (en) |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101448155B (en) * | 2008-12-26 | 2011-04-13 | 杭州华三通信技术有限公司 | Method and system for transmitting video codec data between digital signal processors |
| CN102331923A (en) * | 2011-10-13 | 2012-01-25 | 西安电子科技大学 | Multi-core and multi-threading processor-based functional macropipeline implementing method |
| CN102378037A (en) * | 2010-08-04 | 2012-03-14 | 致伸科技股份有限公司 | Image test method of image acquisition device and image test device using same |
| CN102497527A (en) * | 2011-12-16 | 2012-06-13 | 杭州海康威视数字技术股份有限公司 | Multi-processor video processing system and video image synchronous transmission and display method thereof |
| CN103093446A (en) * | 2013-01-18 | 2013-05-08 | 北京理工大学 | Multi-source image fusion device and method based on on-chip system of multiprocessor |
| CN103093176A (en) * | 2011-10-27 | 2013-05-08 | 上海德致伦电子科技有限公司 | Face detecting chip and face detecting equipment |
| CN103634596A (en) * | 2012-09-27 | 2014-03-12 | 深圳市慧之星计算机有限公司 | Video coding device |
| CN103686307A (en) * | 2013-12-24 | 2014-03-26 | 北京航天测控技术有限公司 | Digital signal processor based multi-screen splicing display device |
| CN104238984A (en) * | 2014-08-28 | 2014-12-24 | 国家电网公司 | Method and system for controlling multiple machines to synchronously output image in parallel |
| CN106063278A (en) * | 2013-11-21 | 2016-10-26 | 谷歌公司 | Transcoding media streams using subchunking |
| CN106973230A (en) * | 2017-04-19 | 2017-07-21 | 宇龙计算机通信科技(深圳)有限公司 | Picture synthetic method and system |
| CN107197287A (en) * | 2017-05-24 | 2017-09-22 | 福州瑞芯微电子股份有限公司 | A kind of video recorded broadcast method and apparatus based on arm processors |
| CN108259834A (en) * | 2018-02-12 | 2018-07-06 | 南京六九零二科技有限公司 | A kind of high definition radio transmitting device of extremely low delay |
| CN109657603A (en) * | 2018-12-17 | 2019-04-19 | 深圳云天励飞技术有限公司 | The method and device of Face datection |
| CN110264473A (en) * | 2019-06-13 | 2019-09-20 | Oppo广东移动通信有限公司 | Image processing method, device and electronic equipment based on multiple image |
| CN111064937A (en) * | 2019-12-23 | 2020-04-24 | 威创集团股份有限公司 | Video optical fiber seat receiving device |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100214605B1 (en) * | 1996-06-21 | 1999-08-02 | 구자홍 | Plural image angle reproducing apparatus and method thereof in dvd reproducer |
| DE69902795T2 (en) * | 1998-07-20 | 2003-08-07 | Thomson Licensing S.A., Boulogne | USER INTERFACE FOR A DIGITAL VIDEO DEVICE |
| JP4699685B2 (en) * | 2003-08-21 | 2011-06-15 | パナソニック株式会社 | Signal processing apparatus and electronic apparatus using the same |
| CN2766473Y (en) * | 2004-05-26 | 2006-03-22 | 王威 | Image optoelectronic scanning technique for optical fibre multipath image |
| CN1317898C (en) * | 2004-11-30 | 2007-05-23 | 北京中星微电子有限公司 | Motioning estimating searching and computing method during visual frequency coding-decoding process |
-
2006
- 2006-07-26 CN CN2006100526614A patent/CN1889667B/en active Active
Cited By (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101448155B (en) * | 2008-12-26 | 2011-04-13 | 杭州华三通信技术有限公司 | Method and system for transmitting video codec data between digital signal processors |
| CN102378037A (en) * | 2010-08-04 | 2012-03-14 | 致伸科技股份有限公司 | Image test method of image acquisition device and image test device using same |
| CN102331923A (en) * | 2011-10-13 | 2012-01-25 | 西安电子科技大学 | Multi-core and multi-threading processor-based functional macropipeline implementing method |
| CN102331923B (en) * | 2011-10-13 | 2015-04-22 | 西安电子科技大学 | Multi-core and multi-threading processor-based functional macropipeline implementing method |
| CN103093176A (en) * | 2011-10-27 | 2013-05-08 | 上海德致伦电子科技有限公司 | Face detecting chip and face detecting equipment |
| US9244648B2 (en) | 2011-12-16 | 2016-01-26 | Hangzhou Hikvision Digital Technology Co., Ltd. | Multi-processor video processing system and video image synchronous transmission and display method therein |
| CN102497527A (en) * | 2011-12-16 | 2012-06-13 | 杭州海康威视数字技术股份有限公司 | Multi-processor video processing system and video image synchronous transmission and display method thereof |
| CN102497527B (en) * | 2011-12-16 | 2013-11-27 | 杭州海康威视数字技术股份有限公司 | Multi-processor video processing system and video image synchronous transmission and display method thereof |
| CN103634596A (en) * | 2012-09-27 | 2014-03-12 | 深圳市慧之星计算机有限公司 | Video coding device |
| CN103093446A (en) * | 2013-01-18 | 2013-05-08 | 北京理工大学 | Multi-source image fusion device and method based on on-chip system of multiprocessor |
| CN103093446B (en) * | 2013-01-18 | 2015-07-15 | 北京理工大学 | Multi-source image fusion device and method based on on-chip system of multiprocessor |
| CN106063278A (en) * | 2013-11-21 | 2016-10-26 | 谷歌公司 | Transcoding media streams using subchunking |
| CN103686307A (en) * | 2013-12-24 | 2014-03-26 | 北京航天测控技术有限公司 | Digital signal processor based multi-screen splicing display device |
| CN104238984B (en) * | 2014-08-28 | 2017-12-19 | 国家电网公司 | A kind of method and system of multi-host parallel synchronism output image |
| CN104238984A (en) * | 2014-08-28 | 2014-12-24 | 国家电网公司 | Method and system for controlling multiple machines to synchronously output image in parallel |
| CN106973230A (en) * | 2017-04-19 | 2017-07-21 | 宇龙计算机通信科技(深圳)有限公司 | Picture synthetic method and system |
| CN107197287A (en) * | 2017-05-24 | 2017-09-22 | 福州瑞芯微电子股份有限公司 | A kind of video recorded broadcast method and apparatus based on arm processors |
| CN108259834A (en) * | 2018-02-12 | 2018-07-06 | 南京六九零二科技有限公司 | A kind of high definition radio transmitting device of extremely low delay |
| CN108259834B (en) * | 2018-02-12 | 2020-05-05 | 南京六九零二科技有限公司 | High-definition wireless transmission device with extremely low time delay |
| CN109657603A (en) * | 2018-12-17 | 2019-04-19 | 深圳云天励飞技术有限公司 | The method and device of Face datection |
| CN109657603B (en) * | 2018-12-17 | 2021-05-11 | 深圳云天励飞技术有限公司 | Face detection method and device |
| CN110264473A (en) * | 2019-06-13 | 2019-09-20 | Oppo广东移动通信有限公司 | Image processing method, device and electronic equipment based on multiple image |
| CN110264473B (en) * | 2019-06-13 | 2022-01-04 | Oppo广东移动通信有限公司 | Image processing method and device based on multi-frame image and electronic equipment |
| CN111064937A (en) * | 2019-12-23 | 2020-04-24 | 威创集团股份有限公司 | Video optical fiber seat receiving device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1889667B (en) | 2011-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1889667B (en) | Video frequency signal multi-processor parallel processing method | |
| US11843794B2 (en) | CABAC decoder with decoupled arithmetic decoding and inverse binarization | |
| US11611767B2 (en) | Signaling decoded picture buffer size in multi-loop scalable video coding | |
| RU2648592C2 (en) | Motion-constrained control data for tile set | |
| CN1140133C (en) | Dual compressed video bitstream camera for universal serial bus connection | |
| JP5189167B2 (en) | Method and system for processing images | |
| JP2014168244A (en) | Texture compression in video decoder for efficient 2d-3d rendering | |
| US20040252900A1 (en) | Spatial scalable compression | |
| JP7408673B2 (en) | Signaling interlayer prediction in video bitstreams | |
| CN113348666A (en) | Method for identifying group of graph blocks | |
| CN113302931A (en) | Identifying tiles from network abstraction unit headers | |
| CN1303819C (en) | Transcoding MPEG bitstreams for adding sub-picture content | |
| CN1941903A (en) | Code-transferring system and method for realizing multiple code flow output simultaneouslly | |
| US10291913B2 (en) | Entropy encoder, video encoder including the same and electronic system including the same | |
| WO2005015805A2 (en) | Software and hardware partitioning for multi-standard video compression and decompression | |
| Jiang et al. | GPU-based intra decompression for 8K real-time AVS3 decoder | |
| KR102247196B1 (en) | Vc-2 decoding using parallel decoding paths | |
| RU2420912C1 (en) | Method of distributing and transcoding video content | |
| RU2785364C1 (en) | Method for cyclic motion compensation with oversampling of the reference image | |
| KR101499919B1 (en) | Apparatus for decoding residual data based on bit plane and method thereof | |
| JP2014060543A (en) | Encoding device, decoding device and switcher device | |
| Karthik Sankar et al. | Parallel Implementation of MPEG-4 Encoding over a Cluster of workstations |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: SICHUAN HUAYAN INFORMATION INDUSTRY CO., LTD. Free format text: FORMER OWNER: ZHEJIANG UNIVERSITY Effective date: 20111215 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 310027 HANGZHOU, ZHEJIANG PROVINCE TO: 610041 CHENGDU, SICHUAN PROVINCE |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20111215 Address after: 610041, Sichuan, Chengdu Province, 81 new East Street Tianfu Software Park C District, building 10, 16 floor Patentee after: Sichuan Whayer Information Industry Co., Ltd. Address before: 310027 Department of information and electrical engineering, Zhejiang University, Yuquan campus, 38 Zhejiang Road, Zhejiang, Hangzhou Patentee before: Zhejiang University |
|
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 610094 16 / F, building 10, Tianfu Software Park, no.219, Tianhua Second Road, hi tech Zone, Chengdu, Sichuan Province Patentee after: Huayan Intelligent Technology (Group) Co., Ltd Address before: 610041, Sichuan, Chengdu Province, 81 new East Street Tianfu Software Park C District, building 10, 16 floor Patentee before: Sichuan Whayer Information Industry Co., Ltd. |