CN1842964A - 高频分频器状态纠正 - Google Patents
高频分频器状态纠正 Download PDFInfo
- Publication number
- CN1842964A CN1842964A CNA2005800008303A CN200580000830A CN1842964A CN 1842964 A CN1842964 A CN 1842964A CN A2005800008303 A CNA2005800008303 A CN A2005800008303A CN 200580000830 A CN200580000830 A CN 200580000830A CN 1842964 A CN1842964 A CN 1842964A
- Authority
- CN
- China
- Prior art keywords
- trigger
- value
- circuit
- output
- couple
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/40—Monitoring; Error detection; Preventing or correcting improper counter operation
- H03K21/406—Synchronisation of counters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
Abstract
Description
Q1b | Q2b | Q3b | D3new |
0 | 0 | 0 | 1 |
0 | 0 | 1 | 1 |
0 | 1 | 0 | 0 |
0 | 1 | 1 | 0 |
1 | 0 | 0 | 1 |
1 | 0 | 1 | 0 |
1 | 1 | 0 | 0 |
1 | 1 | 1 | 0 |
Claims (23)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/850,402 US7061284B2 (en) | 2004-05-20 | 2004-05-20 | High frequency divider state correction circuit with data path correction |
US10/850,402 | 2004-05-20 | ||
US10/850,400 US7119587B2 (en) | 2004-05-20 | 2004-05-20 | High frequency divider state correction circuit |
US10/850,400 | 2004-05-20 | ||
PCT/JP2005/009724 WO2005114842A1 (en) | 2004-05-20 | 2005-05-20 | High frequency divider state correction |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1842964A true CN1842964A (zh) | 2006-10-04 |
CN1842964B CN1842964B (zh) | 2010-06-09 |
Family
ID=35456801
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2005800008303A Expired - Fee Related CN1842964B (zh) | 2004-05-20 | 2005-05-20 | 高频分频器状态纠正 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7061284B2 (zh) |
CN (1) | CN1842964B (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7538590B2 (en) * | 2005-07-18 | 2009-05-26 | Micron Technology, Inc. | Methods and apparatus for dividing a clock signal |
JP4856458B2 (ja) * | 2006-03-28 | 2012-01-18 | 富士通株式会社 | 高速動的周波数分周器 |
JP2018164151A (ja) * | 2017-03-24 | 2018-10-18 | 東芝メモリ株式会社 | 分周回路 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3530284A (en) * | 1968-03-25 | 1970-09-22 | Sperry Rand Corp | Shift counter having false mode suppression |
JPS4833341B1 (zh) * | 1968-06-05 | 1973-10-13 | ||
JPS57211834A (en) * | 1981-06-23 | 1982-12-25 | Nippon Gakki Seizo Kk | Frequency dividing device |
US4691331A (en) * | 1984-10-29 | 1987-09-01 | American Telephone And Telegraph Company, At&T Bell Laboratories | Self-correcting frequency dividers |
NL8800390A (nl) * | 1988-02-17 | 1989-09-18 | Philips Nv | Tellerschakeling met foutendetectie, alsmede schakeling bevattende zo een tellerschakeling. |
US5339345A (en) * | 1992-08-31 | 1994-08-16 | Ast Research Inc. | Frequency divider circuit |
JP2002246895A (ja) * | 2001-02-16 | 2002-08-30 | Mitsubishi Electric Corp | カウンタ回路 |
US6826250B2 (en) * | 2001-03-15 | 2004-11-30 | Seagate Technologies Llc | Clock divider with error detection and reset capabilities |
US6531903B1 (en) * | 2001-08-14 | 2003-03-11 | Lsi Logic Corporation | Divider circuit, method of operation thereof and a phase-locked loop circuit incorporating the same |
-
2004
- 2004-05-20 US US10/850,402 patent/US7061284B2/en not_active Expired - Fee Related
-
2005
- 2005-05-20 CN CN2005800008303A patent/CN1842964B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US7061284B2 (en) | 2006-06-13 |
CN1842964B (zh) | 2010-06-09 |
US20050262407A1 (en) | 2005-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9071275B2 (en) | Method and device for implementing cyclic redundancy check codes | |
CN101213749A (zh) | 多位可编程分频器 | |
CN1685616A (zh) | 分数n频率合成器内的数字增量求和调制器 | |
US20090100313A1 (en) | Methods and apparatuses of mathematical processing | |
US20050268209A1 (en) | Cyclic redundancy check generation circuit | |
US11321049B2 (en) | Fast binary counters based on symmetric stacking and methods for same | |
CN1842964A (zh) | 高频分频器状态纠正 | |
US9639416B1 (en) | CRC circuits with extended cycles | |
US5097436A (en) | High performance adder using carry predictions | |
US7839936B2 (en) | Method and system for determining a number of data packets required to transport a data block | |
Kennedy et al. | Generalized parallel CRC computation on FPGA | |
Gorgin et al. | Fully redundant decimal arithmetic | |
US5912909A (en) | Method and apparatus for efficient implementation of checksum calculations | |
Singh et al. | VLSI implementation of parallel CRC using pipelining, unfolding and retiming | |
US8185572B2 (en) | Data correction circuit | |
US7760843B2 (en) | High frequency divider state correction circuit | |
CN103488457A (zh) | 一种可变延时预测方法及基于预测的可变延时加法器 | |
Karmarkar et al. | On-chip codeword generation to cope with crosstalk | |
Wadayama et al. | Bounds on the Asymptotic Rate for Capacitive Crosstalk Avoidance Codes for On-Chip Buses | |
CN116149599B (zh) | 一种分步进位处理方法、系统、加法器 | |
Hu et al. | SecMath: An Efficient 2-Party Cryptographic Framework for Math Functions | |
Murphy et al. | AND and/or OR: Uniform polynomial-size circuits | |
Nagendra et al. | Unifying carry-sum and signed-digital number representations for low power | |
US20160344391A1 (en) | Carry-skip one-bit full adder and fpga device | |
Li et al. | Designs for efficient low power cardinality and similarity sketches by Two-Step Hashing (TSH) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
ASS | Succession or assignment of patent right |
Owner name: SONY COMPUTER ENTERTAINMENT INC.; INTERNATIONAL B Free format text: FORMER OWNER: SONY COMPUTER ENTERTAINMENT INC. Effective date: 20060922 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20060922 Address after: Tokyo, Japan, Japan Applicant after: Sony Computer Entertainment Inc. Co-applicant after: International Business Machines Corp. Address before: Tokyo, Japan, Japan Applicant before: Sony Computer Entertainment Inc. |
|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100609 Termination date: 20130520 |