CN1784115A - Wiring structure of transmission wire in high speed printed circuit board - Google Patents
Wiring structure of transmission wire in high speed printed circuit board Download PDFInfo
- Publication number
- CN1784115A CN1784115A CN 200410077284 CN200410077284A CN1784115A CN 1784115 A CN1784115 A CN 1784115A CN 200410077284 CN200410077284 CN 200410077284 CN 200410077284 A CN200410077284 A CN 200410077284A CN 1784115 A CN1784115 A CN 1784115A
- Authority
- CN
- China
- Prior art keywords
- transmission line
- terminal
- circuit board
- printed circuit
- agp slot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Structure Of Printed Boards (AREA)
Abstract
This invention relates to a transmission line distribution structure in high speed printed circuit board, which is in the connection of north bridge chip, AGP slot and S terminal, said north bridge chip connected with AGP slot and S terminal by T type topological transmission line structure. Said invention can effectively solves the crosstalk and overshoot problems in current line distribution structure and raises the signal transmission quality.
Description
[technical field]
The invention relates to the Wiring architecture of transmission line in a kind of high-speed printed circuit board, be meant a kind of north bridge chips and AGP (Accelerated Graphics Port especially, Accelerated Graphics Port) the transmission line Wiring architecture that takes place in order to the reduction problems of Signal Integrity between slot and S terminal (abbreviation of S-Video, the special-purpose input/output interface of vision signal).
[background technology]
Development of electronic technology makes that the operating rate of IC (integrated circuit) is more and more faster, frequency is more and more higher, when the interconnect delay of signal greater than the edge signal turn threshold time 20% the time, PCB (printed circuit board (PCB)) goes up holding wire will present transmission line effect, be that line no longer is the simple lead that shows lumped parameter, but present the parameter effect of distribution, high speed design that Here it is.
Development along with semiconductor technology, high speed design becomes an important step in the product design, compare with traditional design, high speed design will be considered problems of Signal Integrity more, and the overshoot that high speed design faced (overshoot), down dash problems of Signal Integrity such as (under shoot), ring (ringing), delay and monotonicity, will become a bottleneck of traditional design.On high-speed printed circuit board, a lead no longer has been simple lead, treats and must be used as transmission line, handles according to transmission line theory.Do not match when signal runs into impedance during in High-Speed PCB upper edge transmission line, will have portion of energy to pass back along transmission line, cause reflex from the impedance discontinuity point.
Fig. 1 is the Wiring architecture schematic diagram of existing north bridge chips and AGP slot and S terminal, and wherein north bridge chips 10 connects AGP slot 20 and S terminal 30 successively by a transmission lines 12.The length of transmission line that north bridge chips 10 and AGP slot are 20 is 3500mils (1mm=39.37mils), and the length of transmission line that AGP slot 20 and S terminal are 30 is 3000mils.Generally speaking, AGP slot or the S terminal only is installed optionally only is installed on the mainboard.For example, when mainboard is only installed the AGP slot, and S terminal sky is when connecing, because S terminal terminal open circuit, impedance be an infinity, so signal in terminal total reflection can take place, and returns along transmission line 12 former roads, and just have the appearance of problems of Signal Integrity on AGP slot 20.Waveform on the AGP slot when simulation waveform figure when Fig. 2 connects for S terminal sky, waveform 1 connect for S terminal sky, waveform 2 is the ideal waveform of AGP slot.As can be seen from the figure poor signal quality, the shake tinkling of pieces of jade and overshoot phenomenon are serious.
Therefore, how to provide a kind of Wiring architecture that can effectively solve transmission line effect, be the problem that this case institute desire solves.
[summary of the invention]
The object of the present invention is to provide a kind ofly in high-speed printed circuit board, between north bridge chips and AGP slot and S terminal, improve the quality factor of transmission line, to improve the Wiring architecture of signal transmission performance.
The objective of the invention is to be achieved through the following technical solutions: the Wiring architecture of transmission line in the high-speed printed circuit board of the present invention, be applied to being connected of north bridge chips and AGP slot and S terminal, wherein this north bridge chips is connected with the S terminal with the AGP slot through the transmission line Wiring architecture of T type topology.
Among the present invention, the signal that north bridge chips sends transmits through a transmission line, and is that two transmission lines are respectively to AGP slot and the transmission of S terminal in tie point punishment.
The present invention can effectively solve crosstalking and overshooting problem in the traditional wiring framework after adopting this kind T type topological structure, improves the transmission quality of signal.
[description of drawings]
Fig. 1 is the Wiring architecture schematic diagram of existing north bridge chips and AGP slot and S terminal.
Fig. 2 is the simulation waveform figure of S terminal sky when connecing.
Fig. 3 is the rough schematic of T type Wiring architecture of the present invention.
Fig. 4 is the simulation waveform figure of first embodiment.
Fig. 5 is the simulation waveform figure of second embodiment.
[embodiment]
The present invention is described in further detail below in conjunction with drawings and the specific embodiments.
See also Fig. 3, be the rough schematic of T type Wiring architecture of the present invention.The present invention adopts the topological structure of symmetry, and in a printed circuit board (PCB), the signal that north bridge chips 100 produces transmits through a transmission line 120, and punishes into two branches 140,160 at a tie point A and transmit to AGP slot 200 and S terminal 300 respectively.Execute in the example of the present invention first, the length of transmission line 120 is 500mils, and transmission line 140 and 160 length are 3000mils.If on this printed circuit board (PCB), only install in AGP slot or the S terminal, when S terminal sky connects when the AGP slot only is installed, a unit signal that sends from north bridge chips transmits along transmission line 120, through transmitting along transmission line 140 and transmission line 160 respectively again behind the tie point A, because S terminal sky connects, total reflection also can be transmitted to AGP slot 200, because the length of transmission line 140 and 160 is symmetry equivalent, so the signal level on the AGP slot is a unit.Fig. 4 is for adopting the simulation waveform of T type framework, wavy curve 3 is the ideal waveform on the AGP slot among the figure, and wavy curve 5 is the simulation waveform of present embodiment, compares with existing Wiring architecture, ring and overshoot phenomenon have all had very big improvement, and signal quality is better.
In theory, best wire laying mode is two transmission lines 140,160 length will equate, but consider actual cabling requirement, want reserve part design enough and to spare, so the gap of two transmission lines is the smaller the better, the difference in length value of this two transmission lines is calculated according to following formula: L=transmission speed/rise time.In the present embodiment, with 500mils be maximum wiring gap.Among Fig. 3, wavy curve 4 is the simulation waveform when the Design of length of transmission line 160 is 2500mils.
In the second embodiment of the present invention, the signal that north bridge chips 100 produces transmits through transmission line 120, still punishes into two branches 140,160 at tie point A and transmits to AGP slot 200 and S terminal 300 respectively.But the length of transmission line 120 is 3000mils, and transmission line 140 and 160 length are 500mils.Wavy curve 6 is the simulation waveform of this second embodiment among Fig. 5, with wavy curve 5 be that the length of transmission line 120 is 500mils, the simulation waveform of transmission line 140 when 160 length is 3000mils compared, as can be seen, in the topological structure of this kind transmission line, tie point A is more near AGP slot 200, and quality of signals is good more.
Execute in the example above, north bridge chips and AGP slot with adopted T type topological structure during the S terminal is connected, but the present invention never only only limits to this, the Wiring architecture of this printed circuit board (PCB) can also be applied in other the circuit structure of single driver multiple collector.
Claims (4)
1. the Wiring architecture of transmission line in the high-speed printed circuit board is applied to being connected of north bridge chips and AGP slot and S terminal, and it is characterized in that: described north bridge chips is connected with the S terminal with the AGP slot through the transmission line Wiring architecture of T type topology.
2. the Wiring architecture of transmission line in the high-speed printed circuit board as claimed in claim 1, it is characterized in that: the signal that described north bridge chips sends transmits through a transmission line, and is that two transmission lines are respectively to AGP slot and the transmission of S terminal in tie point punishment.
3. the Wiring architecture of transmission line in the high-speed printed circuit board as claimed in claim 2 is characterized in that: described tie point is to the equal in length of the transmission line of described AGP slot and S terminal.
4. the Wiring architecture of transmission line in the high-speed printed circuit board as claimed in claim 2 is characterized in that: described tie point calculates according to formula L=transmission speed/rise time to the difference value of the length of the transmission line of described AGP slot and S terminal.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200410077284A CN100584148C (en) | 2004-12-04 | 2004-12-04 | Wiring structure of transmission wire in high speed printed circuit board |
| US11/291,756 US20060132577A1 (en) | 2004-12-04 | 2005-12-01 | Circuit topology for high-speed printed circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200410077284A CN100584148C (en) | 2004-12-04 | 2004-12-04 | Wiring structure of transmission wire in high speed printed circuit board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1784115A true CN1784115A (en) | 2006-06-07 |
| CN100584148C CN100584148C (en) | 2010-01-20 |
Family
ID=36773754
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200410077284A Expired - Fee Related CN100584148C (en) | 2004-12-04 | 2004-12-04 | Wiring structure of transmission wire in high speed printed circuit board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100584148C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113316319A (en) * | 2021-05-08 | 2021-08-27 | 珠海全志科技股份有限公司 | Intelligent device, readable storage medium, printed circuit board and using method thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1286256A3 (en) * | 2001-07-31 | 2005-08-17 | Ricoh Company, Ltd. | Method and apparatus for image data processing capable of performing a high speed processing using a risc and an AGP |
| CN1198192C (en) * | 2002-08-20 | 2005-04-20 | 技嘉科技股份有限公司 | Method for switching control source of computer display device and computer host board using said method |
| CN1241099C (en) * | 2003-08-01 | 2006-02-08 | 威盛电子股份有限公司 | Plotting display structure and control chip group in it |
-
2004
- 2004-12-04 CN CN200410077284A patent/CN100584148C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113316319A (en) * | 2021-05-08 | 2021-08-27 | 珠海全志科技股份有限公司 | Intelligent device, readable storage medium, printed circuit board and using method thereof |
| CN113316319B (en) * | 2021-05-08 | 2022-11-11 | 珠海全志科技股份有限公司 | Intelligent device, readable storage medium, printed circuit board and using method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100584148C (en) | 2010-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1852635A (en) | Improved structure of high-frequency signal circuit board | |
| CN109002591A (en) | A kind of method and system from server master board end adjustment PCIe topology | |
| US5650757A (en) | Impedance stepping for increasing the operating speed of computer backplane busses | |
| CN105447254A (en) | Chip signal transmission control apparatus, system and method | |
| CN211580287U (en) | Differential wiring structure of circuit board | |
| CN100584148C (en) | Wiring structure of transmission wire in high speed printed circuit board | |
| CN107918581A (en) | One kind is directed to high-speed signal connector method for optimization analysis and system | |
| CN104039075A (en) | Pcb circuit | |
| CN102522645B (en) | Near-end crosstalk improvement method for backplane connector | |
| JP3708897B2 (en) | Output buffer circuit | |
| CN217116509U (en) | Via hole structure for optimizing multi-load DDRX daisy chain topology signal quality | |
| CN109041410A (en) | A kind of printed circuit board and design method | |
| CN209150335U (en) | Link block between PCBA board | |
| CN1828478A (en) | Main board double data rate power supply circuit | |
| CN211606501U (en) | Matching network for ultra-wideband chip | |
| US6237056B1 (en) | Apparatus and method for high speed board-to board ribbon cable data transfer | |
| CN108829937B (en) | Method for optimizing PCB high-speed signal via hole | |
| CN1909761A (en) | Cabling configuration for transmission line in high-speed printed circuit board | |
| TW201414103A (en) | High-speed data transmission interface circuit and design method of the same | |
| CN220292254U (en) | PCIE golden finger structure for improving impedance | |
| CN108966497B (en) | Design method of layout at golden finger of board card and server board card | |
| CN211557620U (en) | PCB structure for improving impedance mutation by optimizing asymptote | |
| CN100405336C (en) | Wiring architecture for transmission wires in high speed printed circuit board | |
| Yang et al. | Research on Signal Integrity in High-Speed Interconnection Channel Based on SIwave | |
| CN110704354B (en) | Common-mode noise suppression method for I2C communication bus and bus network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100120 Termination date: 20141204 |
|
| EXPY | Termination of patent right or utility model |