CN1779722A - Device for acquiring apparatus running time - Google Patents
Device for acquiring apparatus running time Download PDFInfo
- Publication number
- CN1779722A CN1779722A CN 200410090447 CN200410090447A CN1779722A CN 1779722 A CN1779722 A CN 1779722A CN 200410090447 CN200410090447 CN 200410090447 CN 200410090447 A CN200410090447 A CN 200410090447A CN 1779722 A CN1779722 A CN 1779722A
- Authority
- CN
- China
- Prior art keywords
- counter
- cpu
- operation hours
- control signal
- equipment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Electronic Switches (AREA)
- Electric Clocks (AREA)
Abstract
A device for obtaining operation time of equipment is featured as setting CPU, counter for being set with initial value under control of assignment signal and for being used to output counts, latch for latching current counting output for being featured by CPU on said equipment; setting device for obtaining operation time of equipment to be independent to CPU for operation always on timing unless power of equipment is failure.
Description
Technical field
The present invention relates to the device interior time reference, refer to obtain the device of operation hours especially.
Background technology
Because the various CPU structures of industry are different with performance, the timer internal difference that provides relies on the timer that CPU provides merely, defectives such as timer quantity is not enough, the counting width is not enough, counting precision is not enough often occur, can not satisfy equipment requirements.In addition, along with development of electronic technology, require also more and more higher to reliability of products such as electronics, communications, often the time that equipment working time, critical event need be taken place etc. is noted, and when critical events such as device reset, fault, upgrading take place, the timer of CPU inside can't normally use maybe and can not meet the demands, so the time keeping that these incidents take place can not be got off.
Summary of the invention
The problem that the present invention solves provides a kind of device that obtains operation hours, can obtain the working time of equipment or module at any time.
For addressing the above problem, the invention provides a kind of device that obtains operation hours, this equipment includes CPU, and this device is independent of CPU, comprising:
Counter is used for after the device power under the control of the assignment control signal that powers on being begun counting output by initialize, and its width is determined by input clock and gate time length;
Latch latchs the current counting of counter and exports under the control of latch control signal, read for CPU.
The described assignment control signal that powers on is a power-on reset signal.
Described latch control signal is the CPU read signal.
Counter is merged by several 16 seat counters, and the sub-counter of low one-level produces carry signal to high one sub-counter.
Operation hours equals counting output value that CPU reads divided by input clock frequency.
Compared with prior art, the present invention has the following advantages:
The present invention obtains the device of operation hours, is independent of CPU, as long as not power down of equipment, then this device moves timing always.Can obtain the working time of equipment, the counter of a flexibility and reliability is provided simultaneously, software can be used as timer and use, and also can obtain the time that critical events such as device reset, fault, upgrading take place by reading count value, makes things convenient for the maintenance of equipment.
Description of drawings
Fig. 1 is the device block diagram that the present invention obtains operation hours.
Fig. 2 is the device embodiment block diagram that the present invention obtains operation hours.
Embodiment
Please refer to shown in Figure 1ly, the present invention obtains the device of operation hours, and this equipment is provided with CPU, and this device is independent of CPU, comprising:
Counter, be used for after the device power under the control of the assignment control signal that powers on by initialize, begin counting output, its width determines that by input clock and gate time length for example, needing gate time length is 10 years, under the situation of input clock 100MHz, counter widths needs 55, and input clock frequency is high more, and counting precision is high more.；
Latch latchs the current counting of counter and exports under the control of latch control signal, read for CPU.So as long as not power down of equipment, counter is just counted always.
Described operation hours equals counting output value that CPU reads divided by input clock frequency, and CPU reads is 64 count value, and CPU calculates the time of device power again.Time=the count value of device power/counter clock frequency.
Please refer to shown in Figure 2ly, the described assignment control signal that powers on is a power-on reset signal.This power-on reset signal can be produced by ADM706, and ADM706 is the watchdog reset device that ADM company produces, and is very general in the electronic product field.Initialize during counter reset, initial value are generally zero, also can be worth for other.
Described latch control signal can be the CPU read signal, that is to say at every turn when CPU reads count value, by latch current count value is preserved for CPU and reads, and the while does not influence the counting of counter again.
Counter is merged by several 16 seat counters, the sub-counter of low one-level produces carry signal to high one sub-counter, when low 16 rolling counters forwards arrive 0xfffe, low counter produces carry signal, and high-positioned counter adds a counting when the low counter carry signal is effective at every turn; And the like.Among the present invention counter and general counter not to be both figure place many, combinational logic causes counter speed not increase more greatly like this, so generally counter among the present invention can be divided into the less sub-counter recombinant of a plurality of figure places.For example with 4 16 sub-counter and get up, the sub-counter of low one-level produces into carry signal to the sub-counter of upper level.
The device that the present invention obtains operation hours can pass through logical device (as FPGA, CPLD etc.) realization, also can realize by resolution element; Can be used to obtain operation hours, also can be used for general timing, counting etc.
The device that adopts the present invention to obtain operation hours can obtain the working time of equipment, the counter of a flexibility and reliability is provided simultaneously, software can be used as timer and use, also can be by reading count value, obtain the time that critical events such as device reset, fault, upgrading take place, make things convenient for the maintenance of equipment.
Claims (5)
1, a kind of device that obtains operation hours, this equipment includes CPU, it is characterized in that, and this device is independent of CPU, comprising:
Counter is used for after the device power under the control of the assignment control signal that powers on being begun counting output by initialize, and its width is determined by input clock and gate time length;
Latch latchs the current counting of counter and exports under the control of latch control signal, read for CPU.
2, the device that obtains operation hours as claimed in claim 1 is characterized in that, the described assignment control signal that powers on is a power-on reset signal.
3, the device that obtains operation hours as claimed in claim 1 is characterized in that, described latch control signal is the CPU read signal.
4, the device that obtains operation hours as claimed in claim 1 is characterized in that, counter is merged by several 16 seat counters, and the sub-counter of low one-level produces carry signal to high one sub-counter.
As each described device that obtains operation hours of claim 1-4, it is characterized in that 5, operation hours equals counting output value that CPU reads divided by input clock frequency.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200410090447 CN1779722A (en) | 2004-11-18 | 2004-11-18 | Device for acquiring apparatus running time |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200410090447 CN1779722A (en) | 2004-11-18 | 2004-11-18 | Device for acquiring apparatus running time |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1779722A true CN1779722A (en) | 2006-05-31 |
Family
ID=36770038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200410090447 Pending CN1779722A (en) | 2004-11-18 | 2004-11-18 | Device for acquiring apparatus running time |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1779722A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102033802A (en) * | 2010-11-11 | 2011-04-27 | 广东威创视讯科技股份有限公司 | Device and method for counting accumulated operating time of display equipment |
| CN101764569B (en) * | 2009-10-20 | 2012-06-13 | 深圳和而泰智能控制股份有限公司 | Timer/counter multifunctional multiplexing algorithm and device |
| CN101882331B (en) * | 2009-05-08 | 2012-07-18 | 鸿富锦精密工业（深圳）有限公司 | Electronic equipment and method for recording use time |
-
2004
- 2004-11-18 CN CN 200410090447 patent/CN1779722A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101882331B (en) * | 2009-05-08 | 2012-07-18 | 鸿富锦精密工业（深圳）有限公司 | Electronic equipment and method for recording use time |
| CN101764569B (en) * | 2009-10-20 | 2012-06-13 | 深圳和而泰智能控制股份有限公司 | Timer/counter multifunctional multiplexing algorithm and device |
| CN102033802A (en) * | 2010-11-11 | 2011-04-27 | 广东威创视讯科技股份有限公司 | Device and method for counting accumulated operating time of display equipment |
| CN102033802B (en) * | 2010-11-11 | 2013-01-23 | 广东威创视讯科技股份有限公司 | Device and method for counting accumulated operating time of display equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2021227842A1 (en) | Digital pulse signal width measurement circuit and measurement method | |
| DE102011016206B4 (en) | Input module of a programmable logic controller (PLC) | |
| CN109412582B (en) | PWM signal sampling detection circuit, processing circuit and chip | |
| EP2526429B1 (en) | Method for detecting the rotation and direction of rotation of a rotor | |
| DE102006041827B4 (en) | Method for determining a time interval | |
| CN1779722A (en) | Device for acquiring apparatus running time | |
| CN108535630A (en) | A kind of chip detecting method and chip testing modular | |
| CN1110134C (en) | Digital noise-eliminating filter for lengthy noise | |
| CN107463470A (en) | Channel contention detection method and system | |
| CN103988152A (en) | Systems and methods for touch panel sensing and indicating | |
| CN1975436A (en) | High precision wide range velocity measuring method and circuit | |
| CN101917162B (en) | FPGA (Field Programmable Gate Array)-based bonded phase frequency doubling method and device | |
| CN109213130B (en) | Method for filtering burr signal in fault signal | |
| CN209231361U (en) | Speed detector, processing circuit and chip based on pwm signal | |
| CN107256192A (en) | A kind of monitoring method of clock failure, device and server | |
| CN1309169C (en) | Multipath clock detecting device | |
| CN2713741Y (en) | Clock detecting circuit | |
| CN1158763C (en) | Method and system for operating multi-stage counter in one counting direction | |
| EP2765392B1 (en) | Method and evaluation device for a plausibility check of an incremental meter | |
| CN109900922A (en) | Revolving speed determines method, apparatus, electronic equipment and readable storage medium storing program for executing | |
| CN103716020B (en) | Method and apparatus for detecting cut-off frequency of pulse signal | |
| CN108491286B (en) | MCU chip protection method | |
| JPH08119553A (en) | Control device for elevator | |
| US3882404A (en) | Timing device with pulse splitting feedback | |
| CN2572474Y (en) | Analog card device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Open date: 20060531 |