Summary of the invention
The object of the present invention is to provide the detection method and the system of decoding correctness of the digital display circuit of a kind of efficient height and good reliability, to overcome the deficiencies in the prior art.
The method applied in the present invention is: the detection method of the decoding correctness of this digital display circuit adopts following steps:
1) in the digital display circuit that adopts central processing unit, the sheet of the peripheral hardware that the collection address decoder is exported selects status information, select status information as to be measured, described is selected status information is to be exported by address decoder when working as the address space of central processing unit visit peripheral hardware;
2) select the corresponding preset sheet in status information and the central processing unit to select status information to compare automatically with described to be measured, judge the decoding correctness of address decoder.
Described step 2) in, described to be measured is selected status information and default sheet to select status information to compare in the equipment of setting, select status information and default sheet to select status information for to be measured, transport to described equipment by being relatively independent of the data bus that described address decoder relates to or the circuit of address bus;
In the described step 1), described to be measured is selected status information by programming device collection relevant with described address decoder in the described digital display circuit, described step 2) in, to be measured that described programming device will collect is selected status information to feed back to central processing unit, selects status information and default sheet to select status information to compare by central processing unit to be measured;
In the described step 1), described to be measured is selected status information by another central processor equipment collection that is relatively independent of described digital display circuit, described step 2) in, described central processor equipment passes through communication module and described central processing unit information interaction wherein, selects status information and default sheet to select status information to compare by central processor equipment or central processing unit to be measured;
Described step 2) in, described to be measured when selecting status information and default sheet to select status information inconsistent, checks out the to be measured relevant decoding error information of selecting status information to reflect;
In the described step 1), described central processing unit is visited all address spaces of specific peripheral hardware, and the sheet of all peripheral hardwares selects status information to select status information as to be measured;
In the described step 1), described central processing unit is visited all outer if all address spaces of all not detected peripheral hardwares, and the sheet of specific peripheral hardware selects status information to select status information as to be measured;
Described central processing unit can adopt central processing unit CPU or digital signal processor DSP.
The detection system of the decoding correctness of the digital display circuit of this realization said method, comprise the digital display circuit that adopts central processing unit, described digital display circuit contain at least central processing unit, with comprise the programming device of address decoder, it is characterized in that: also be provided with record cell and retaking of a year or grade communication unit in the described programming device, described record cell collection and to be measured of preserving by address decoder output select status information; Described retaking of a year or grade communication unit is to the central processing unit feedback information;
Described record cell can reset to the information of wherein preserving;
Described programming device is FPGA FPGA or complex programmable logic device (CPLD).
The detection system of the decoding correctness of the digital display circuit of another kind of realization said method, comprise the digital display circuit that adopts central processing unit, described digital display circuit contains central processing unit and address decoder at least, it is characterized in that: comprise that also another is relatively independent of the central processor equipment of described digital display circuit, described central processor equipment comprises central processing unit CPU, logging modle and communication module; Wherein, described logging modle collection and to be measured of preserving by address decoder output select status information; Described central processing unit CPU controlling recording module and communication module, and carry out information interaction by communication module and central processing unit; Described communication module is used for for information about, the transmission of data.
Described logging modle is FPGA FPGA.
Beneficial effect of the present invention is: in the present invention, gather to be measured that address decoder exports by programming device or central processor equipment and select status information, select the corresponding preset sheet in status information and the central processing unit to select status information to compare automatically with described to be measured again, judge the decoding correctness of address decoder, obviously, can realize automatic information acquisition by this method, and by corresponding relatively automatic, judge the decoding correctness of address decoder, improved work efficiency greatly, finish information acquisition in internal system by the operation of setting formula, relatively etc., can greatly improve functional reliability, thus, efficient height of the present invention and good reliability; Moreover, select status information or default sheet to select status information for to be measured, transport to the described equipment that is used to detect by being relatively independent of the data bus that described address decoder relates to or the circuit of address bus, the reliability and the fairness of judged result be can guarantee like this, practicality of the present invention, reliability and feasibility further improved.
Embodiment
With embodiment the present invention is described in further detail with reference to the accompanying drawings below:
Embodiment 1
According to Fig. 3 and Fig. 5, the present invention includes the digital display circuit that adopts central processing unit 1, in the present embodiment, central processing unit 1 can adopt central processing unit CPU, digital signal processor DSP or other smart machine, its ultimate principle is consistent, as shown in Figure 3, this digital display circuit contains central processing unit 1, with the programming device 2 that comprises address decoder 3, programming device 2 can adopt FPGA FPGA, complex programmable logic device (CPLD) or other programming device also are provided with record cell 21 and retaking of a year or grade communication unit 22 in the described programming device 2; Wherein, to be measured of gathering and preserving by address decoder 3 outputs of record cell 21 selects status information, and can the information of wherein preserving be resetted; Retaking of a year or grade communication unit 22 passes through its logic I/0 interface to central processing unit 1 feedback information.
As shown in Figure 3, in the present embodiment, the sheet of all peripheral hardwares of being exported by address decoder 3 when gathering all address spaces of the specific peripheral hardware of central processing unit 1 visit selects status information, select status information as to be measured, this to be measured is selected status information to be gathered by the record cell 21 in the programming device 2 relevant with described address decoder 3 in the digital display circuit, to be measured of will collect of record cell 21 in the programming device 2 selects status information to feed back to central processing unit 1 by the retaking of a year or grade communication unit 22 in the programming device 2, select status information and default sheet to select status information to compare by 1 pair to be measured of central processing unit, judge the decoding correctness of address decoder 3.
Its concrete control flow is as follows:
A1, as Fig. 3 and shown in Figure 5, record cell 21 starts reset instructions, selects the status information zero clearing to reset the sheet of wherein being preserved.
A2, as Fig. 3 and shown in Figure 5, central processing unit 1 is carried out the formula of the visit peripheral hardware of setting, and all address spaces of the specific peripheral hardware of central processing unit 1 visit are in access process, record cell 21 is gathered, the sheet of all peripheral hardwares of recorded and stored selects status information, selects status information as to be measured.
A3, as Fig. 3 and shown in Figure 5, communication unit 22 selects status information to feed back to central processing unit 1 by its logic I/0 interface with to be measured.
A4, as Fig. 3 and shown in Figure 5, the default sheet that central processing unit 1 can call in the storer and be preserved selects status information, selects status information to select status information to compare with the corresponding preset sheet to be measured of being received.
A5, its comparative result have following two kinds:
A51, to be measured select status information and corresponding preset sheet to select status information accordance, and 3 pairs of these specific peripheral hardwares decodings of presentation address code translator are correct, and central processing unit 1 produces corresponding addressing correct information, continues following steps A6.
A52, to be measured select status information and corresponding preset sheet to select status information inconsistent, and central processing unit 1 is checked out the to be measured relevant decoding error information of selecting status information to reflect, and produces corresponding fault analysis information, continues following steps A6.
A6, as shown in Figure 5, central processing unit 1 be according to steps A 2 described setting formulas, repeating step A2-steps A 5, and central processing unit 1 is visited all address spaces of other peripheral hardware successively.
A7, as shown in Figure 5, detected the address space of all peripheral hardwares after, central processing unit 1 may be output to display screen, printer or other show media with addressing correct information or the output of fault analysis information that steps A 5 is produced.
In the present embodiment, to be measured is selected status information and default sheet to select status information to compare in central processing unit 1, central processing unit 1 is used as the equipment that compares, collected to be measured is selected status information to transfer to central processing unit 1 by the logic I/0 interface of communication unit 22, and this transmission line is relatively independent of data bus or the address bus that address decoder 3 relates to.
Also can adopt another control flow as for present embodiment, control flow that it is concrete and above-mentioned steps A1 are to the difference of steps A 7:
In steps A 2, central processing unit 1 is carried out the formula of the visit peripheral hardware of setting, all are outer if all address spaces of all not detected peripheral hardwares in central processing unit 1 visit, in access process, record cell 21 is gathered, the sheet of the specific peripheral hardware of recorded and stored selects status information, selects status information as to be measured;
Correspondingly, in steps A 6, central processing unit 1 is according to steps A 2 described setting formulas, repeating step A2-steps A 5, and record cell 21 is gathered successively, the sheet of other specific peripheral hardware of recorded and stored selects status information.
Control flow and abovementioned steps A1 as for other parts are described same or similar to steps A 7, repeat no more herein.
Embodiment 2
According to Fig. 4 and Fig. 6, the present invention includes the digital display circuit that adopts central processing unit 1, in the present embodiment, central processing unit 1 can adopt central processing unit CPU, digital signal processor DSP or other smart machine, its ultimate principle is consistent, as shown in Figure 4, this digital display circuit contains central processing unit 1 and address decoder 3, also comprise another central processor equipment that is relatively independent of described digital display circuit 4, as shown in Figure 4, central processor equipment 4 comprises central processing unit CPU 43, logging modle 41 and communication module 42, to be measured of gathering and preserving by address decoder 3 outputs of logging modle 41 selects status information, central processing unit CPU 43 controlling recording modules 41 and communication module 42, and carry out information interaction by communication module 42 and central processing unit 1, communication module 42 is used for for information about, the transmission of data, logging modle 41 can adopt FPGA FPGA, or adopts other circuit to realize.
As shown in Figure 4, in the present embodiment, the sheet of all peripheral hardwares of being exported by address decoder 3 when gathering all address spaces of the specific peripheral hardware of central processing unit 1 visit selects status information, select status information as to be measured, this to be measured is selected status information to be gathered by the logging modle in the central processor equipment 4 41, to be measured that logging modle 41 will collect is selected status information to transfer to central processing unit 1 by communication module 42, select status information and default sheet to select status information to compare by 1 pair to be measured of central processing unit, judge the decoding correctness of address decoder 3.
Its concrete control flow is as follows:
B1, as Fig. 4 and shown in Figure 6, central processing unit CPU 43 sends reset instruction to logging modle 41, selects the status information zero clearing to reset the sheet of wherein being preserved.
B2, as Fig. 4 and shown in Figure 6, central processing unit 1 is carried out the formula of the visit peripheral hardware of setting, all address spaces of the specific peripheral hardware of central processing unit 1 visit, in access process, logging modle 41 in the central processor equipment 4 is gathered, the sheet of all peripheral hardwares of recorded and stored selects status information, selects status information as to be measured.
B3, as Fig. 4 and shown in Figure 6, the central processing unit CPU 43 in the central processor equipment 4 sends transfer instruction to communication module 42, selects status information transmission to central processing unit 1 by communication module 42 with to be measured in the logging modle 41.
B4, as Fig. 4 and shown in Figure 6, the default sheet that central processing unit 1 can call in the storer and be preserved selects status information, selects status information to select status information to compare with the corresponding preset sheet to be measured of being received.
B5, its comparative result have following two kinds:
B51, to be measured select status information and corresponding preset sheet to select status information accordance, and 3 pairs of these specific peripheral hardwares decodings of presentation address code translator are correct, and central processing unit 1 produces corresponding addressing correct information, continues following steps B6.
B52, to be measured select status information and corresponding preset sheet to select status information inconsistent, and central processing unit 1 is checked out the to be measured relevant decoding error information of selecting status information to reflect, and produces corresponding fault analysis information, continues following steps B6.
B6, as shown in Figure 6, central processing unit 1 be according to the described setting formula of step B2, repeating step B2-step B5, and central processing unit 1 is visited all address spaces of other peripheral hardware successively.
B7, as shown in Figure 6, detected the address space of all peripheral hardwares after, central processing unit 1 is with step
Addressing correct information that B5 produced or the output of fault analysis information may be output to display screen, printer or other show media.
In the present embodiment, to be measured is selected status information and default sheet to select status information to compare in central processing unit 1, central processing unit 1 is used as the equipment that compares, collected to be measured is selected status information to transfer to central processing unit 1 by communication module 42, and this transmission line is relatively independent of data bus or the address bus that address decoder 3 relates to.
Also can adopt another control flow as for present embodiment, control flow that it is concrete and above-mentioned steps B1 are to the difference of step B7:
In step B2, central processing unit 1 is carried out the formula of the visit peripheral hardware of setting, all are outer if all address spaces of all not detected peripheral hardwares in central processing unit 1 visit, in access process, logging modle 41 in the central processor equipment 4 is gathered, the sheet of the specific peripheral hardware of recorded and stored selects status information, selects status information as to be measured;
Correspondingly, in step B6, central processing unit 1 is according to the described setting formula of step B2, repeating step B2-step B5, and the logging modle 41 in the central processor equipment 4 is gathered successively, the sheet of other specific peripheral hardware of recorded and stored selects status information.
Control flow and abovementioned steps B1 as for other parts are described same or similar to step B7, repeat no more herein.
Embodiment 3
According to Fig. 4 and Fig. 7, the circuit structure of present embodiment is described identical with embodiment 2, present embodiment is relevant control flow with embodiment 2 described differences, in the present embodiment, the sheet of all peripheral hardwares of being exported by address decoder 3 when gathering all address spaces of the specific peripheral hardware of central processing unit 1 visit selects status information, select status information as to be measured, this to be measured is selected status information to be gathered by the logging modle in the central processor equipment 4 41, central processing unit 1 transmits corresponding default sheet by the central processing unit CPU 43 of communication module 42 in central processor equipment 4 and selects status information, select status information and default sheet to select status information to compare by 43 pairs to be measured of central processing unit CPU, judge the decoding correctness of address decoder 3.
The concrete control flow of present embodiment is as follows:
C1, as Fig. 4 and shown in Figure 7, central processing unit CPU 43 sends reset instruction to logging modle 41, selects the status information zero clearing to reset the sheet of wherein being preserved.
C2, as Fig. 4 and shown in Figure 7, central processing unit 1 is carried out the formula of the visit peripheral hardware of setting, all address spaces of the specific peripheral hardware of central processing unit 1 visit, in access process, logging modle 41 in the central processor equipment 4 is gathered, the sheet of all peripheral hardwares of recorded and stored selects status information, selects status information as to be measured.
C3, as Fig. 4 and shown in Figure 7, central processing unit CPU 43 in the central processor equipment 4 sends instruction to communication module 42, after having carried out necessary information interaction with central processing unit 1, central processing unit 1 will be preset sheet accordingly by communication module 42 and select status information to be passed to central processing unit CPU 43.
C4, as Fig. 4 and shown in Figure 7, central processing unit CPU 43 selects to be measured in status information and the logging modle 41 to select status information according to the default sheet of being received, selects status information to select status information to compare with default sheet with to be measured.
C5, its comparative result have following two kinds:
C51, to be measured select status information and corresponding preset sheet to select status information accordance, 3 pairs of these specific peripheral hardware decodings of presentation address code translator are correct, central processing unit CPU 43 produces corresponding addressing correct information and it is reported central processing unit 1, continues following steps C6.
C52, to be measured select status information and corresponding preset sheet to select status information inconsistent, central processing unit CPU 43 is checked out the to be measured relevant decoding error information of selecting status information to reflect, and produce corresponding fault analysis information and it is reported central processing unit 1, continue following steps C6.
C6, as shown in Figure 7, central processing unit 1 be according to the described setting formula of step C2, repeating step C2-step C5, and central processing unit 1 is visited all address spaces of other peripheral hardware successively.
C7, as shown in Figure 7, detected the address space of all peripheral hardwares after, central processing unit 1 may be output to display screen, printer or other show media with the addressing correct information or the output of fault analysis information of receiving.
In above-mentioned steps C51 and step C52, central processing unit CPU 43 also can not will addressing correct information and fault analysis information report central processing unit 1, and directly export these information.
In the present embodiment, to be measured is selected status information and default sheet to select status information to compare in central processor equipment 4, central processor equipment 4 is used as the equipment that compares, default sheet in the central processing unit 1 selects status information to transfer to central processing unit CPU 43 by communication module 42, and this transmission line is relatively independent of data bus or the address bus that address decoder 3 relates to.
Also can adopt another control flow as for present embodiment, control flow that it is concrete and above-mentioned steps C1 are to the difference of step C7:
In step C2, central processing unit 1 is carried out the formula of the visit peripheral hardware of setting, all are outer if all address spaces of all not detected peripheral hardwares in central processing unit 1 visit, in access process, logging modle 41 in the central processor equipment 4 is gathered, the sheet of the specific peripheral hardware of recorded and stored selects status information, selects status information as to be measured;
Correspondingly, in step C6, central processing unit 1 is according to the described setting formula of step C2, repeating step C2-step C5, and the logging modle 41 in the central processor equipment 4 is gathered successively, the sheet of other specific peripheral hardware of recorded and stored selects status information.
Control flow and abovementioned steps C1 as for other parts are described same or similar to step C7, repeat no more herein.