CN1703670B - 指令的寻址范围相关并行化的数据处理设备 - Google Patents
指令的寻址范围相关并行化的数据处理设备 Download PDFInfo
- Publication number
- CN1703670B CN1703670B CN200380101196.3A CN200380101196A CN1703670B CN 1703670 B CN1703670 B CN 1703670B CN 200380101196 A CN200380101196 A CN 200380101196A CN 1703670 B CN1703670 B CN 1703670B
- Authority
- CN
- China
- Prior art keywords
- instruction
- unit
- address
- memory
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 title claims abstract description 31
- 230000001419 dependent effect Effects 0.000 title abstract 3
- 230000015654 memory Effects 0.000 claims abstract description 133
- 238000001514 detection method Methods 0.000 claims abstract description 17
- 238000000034 method Methods 0.000 claims abstract description 14
- 230000006870 function Effects 0.000 claims description 13
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 claims description 7
- 230000008859 change Effects 0.000 claims description 3
- 230000008878 coupling Effects 0.000 claims description 3
- 238000010168 coupling process Methods 0.000 claims description 3
- 238000005859 coupling reaction Methods 0.000 claims description 3
- 230000001105 regulatory effect Effects 0.000 claims 1
- 230000008569 process Effects 0.000 abstract description 7
- 230000004044 response Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000036755 cellular response Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000006837 decompression Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Abstract
Description
Claims (14)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02079219 | 2002-10-11 | ||
EP02079219.8 | 2002-10-11 | ||
PCT/IB2003/004327 WO2004034253A2 (en) | 2002-10-11 | 2003-10-01 | Vliw processor with variable, address range dependent issue-width |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1703670A CN1703670A (zh) | 2005-11-30 |
CN1703670B true CN1703670B (zh) | 2010-12-08 |
Family
ID=32088027
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200380101196.3A Expired - Fee Related CN1703670B (zh) | 2002-10-11 | 2003-10-01 | 指令的寻址范围相关并行化的数据处理设备 |
Country Status (6)
Country | Link |
---|---|
US (2) | US8364935B2 (zh) |
EP (1) | EP1554649A2 (zh) |
JP (1) | JP4283226B2 (zh) |
CN (1) | CN1703670B (zh) |
AU (1) | AU2003263548A1 (zh) |
WO (1) | WO2004034253A2 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10296464B2 (en) | 2016-12-09 | 2019-05-21 | Intel Corporation | System, apparatus and method for dynamic profiling in a processor |
US10713750B2 (en) | 2017-04-01 | 2020-07-14 | Intel Corporation | Cache replacement mechanism |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6026479A (en) * | 1998-04-22 | 2000-02-15 | Hewlett-Packard Company | Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs |
WO2000079400A1 (en) * | 1999-06-21 | 2000-12-28 | Bops Incorporated | Methods and apparatus for generalized event detection and action specification in a processor |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2845433B2 (ja) * | 1987-09-07 | 1999-01-13 | 日本電気株式会社 | 集積回路装置 |
US5115500A (en) | 1988-01-11 | 1992-05-19 | International Business Machines Corporation | Plural incompatible instruction format decode method and apparatus |
JP2974577B2 (ja) * | 1994-02-28 | 1999-11-10 | 株式会社東芝 | コンピュータシステム |
US5774737A (en) | 1995-10-13 | 1998-06-30 | Matsushita Electric Industrial Co., Ltd. | Variable word length very long instruction word instruction processor with word length register or instruction number register |
US5963739A (en) * | 1996-04-26 | 1999-10-05 | Peter V. Homeier | Method for verifying the total correctness of a program with mutually recursive procedures |
US6026486A (en) * | 1996-05-23 | 2000-02-15 | Matsushita Electric Industrial Co., Ltd. | General purpose processor having a variable bitwidth |
US5941980A (en) * | 1996-08-05 | 1999-08-24 | Industrial Technology Research Institute | Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system |
US5937193A (en) * | 1996-11-27 | 1999-08-10 | Vlsi Technology, Inc. | Circuit arrangement for translating platform-independent instructions for execution on a hardware platform and method thereof |
JP3790607B2 (ja) * | 1997-06-16 | 2006-06-28 | 松下電器産業株式会社 | Vliwプロセッサ |
US6735690B1 (en) * | 1999-06-21 | 2004-05-11 | Pts Corporation | Specifying different type generalized event and action pair in a processor |
FR2812417A1 (fr) * | 2000-07-27 | 2002-02-01 | St Microelectronics Sa | Processeur dsp a architecture parallele |
US7149878B1 (en) * | 2000-10-30 | 2006-12-12 | Mips Technologies, Inc. | Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values |
US6845432B2 (en) * | 2000-12-28 | 2005-01-18 | Intel Corporation | Low power cache architecture |
JP2002229779A (ja) * | 2001-02-02 | 2002-08-16 | Mitsubishi Electric Corp | 情報処理装置 |
JP3656587B2 (ja) * | 2001-10-01 | 2005-06-08 | 日本電気株式会社 | 並列演算プロセッサ、その演算制御方法及びプログラム |
-
2003
- 2003-10-01 JP JP2004542722A patent/JP4283226B2/ja not_active Expired - Fee Related
- 2003-10-01 CN CN200380101196.3A patent/CN1703670B/zh not_active Expired - Fee Related
- 2003-10-01 WO PCT/IB2003/004327 patent/WO2004034253A2/en active Application Filing
- 2003-10-01 EP EP03807932A patent/EP1554649A2/en not_active Withdrawn
- 2003-10-01 AU AU2003263548A patent/AU2003263548A1/en not_active Abandoned
- 2003-10-01 US US10/530,495 patent/US8364935B2/en active Active
-
2013
- 2013-01-28 US US13/751,324 patent/US20130138927A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6026479A (en) * | 1998-04-22 | 2000-02-15 | Hewlett-Packard Company | Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs |
WO2000079400A1 (en) * | 1999-06-21 | 2000-12-28 | Bops Incorporated | Methods and apparatus for generalized event detection and action specification in a processor |
Non-Patent Citations (1)
Title |
---|
同上. |
Also Published As
Publication number | Publication date |
---|---|
JP2006502490A (ja) | 2006-01-19 |
US20060004986A1 (en) | 2006-01-05 |
EP1554649A2 (en) | 2005-07-20 |
AU2003263548A8 (en) | 2004-05-04 |
US20130138927A1 (en) | 2013-05-30 |
CN1703670A (zh) | 2005-11-30 |
WO2004034253A2 (en) | 2004-04-22 |
US8364935B2 (en) | 2013-01-29 |
WO2004034253A3 (en) | 2004-10-28 |
JP4283226B2 (ja) | 2009-06-24 |
AU2003263548A1 (en) | 2004-05-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100392596C (zh) | 编译装置及编译方法 | |
KR100731371B1 (ko) | 구성가능 기능 유닛을 포함하는 프로세서를 사용해서 컴퓨터 프로그램을 실행하는 방법, 프로세서 및 컴퓨터 판독가능 기록 매체 | |
CN103999035B (zh) | 用于状态机中的数据分析的方法及系统 | |
EP2875433B1 (en) | Methods and systems for handling data received by a state machine engine | |
CN100428282C (zh) | 令牌触发多线程操作的方法和装置 | |
US9152422B2 (en) | Apparatus and method for compressing trace data | |
US9575753B2 (en) | SIMD compare instruction using permute logic for distributed register files | |
US20130156043A1 (en) | Methods and systems for routing in a state machine | |
CN1717654A (zh) | 数据处理器的循环控制电路 | |
US7162617B2 (en) | Data processor with changeable architecture | |
KR102379894B1 (ko) | 벡터 연산들 수행시의 어드레스 충돌 관리 장치 및 방법 | |
US10521395B1 (en) | Systems and methods for implementing an intelligence processing computing architecture | |
US5404558A (en) | Data driven type information processor having a plurality of memory banks | |
CN101840492B (zh) | 一种支持多码制并行处理的条码解码装置 | |
US11907158B2 (en) | Vector processor with vector first and multiple lane configuration | |
US4794518A (en) | Pipeline control system for an execution section of a pipeline computer with multiple selectable control registers in an address control stage | |
US5907693A (en) | Autonomously cycling data processing architecture | |
CN113874836A (zh) | 真/假向量索引寄存器 | |
CN1703670B (zh) | 指令的寻址范围相关并行化的数据处理设备 | |
US6658561B1 (en) | Hardware device for executing programmable instructions based upon micro-instructions | |
US20170364474A1 (en) | Devices for time division multiplexing of state machine engine signals | |
EP0363174A2 (en) | Branch on bit processing | |
CN100409180C (zh) | 用于处理指令循环的方法和系统 | |
KR20120074762A (ko) | 재구성 가능한 심드 아키텍처 기반의 컴퓨팅 장치 및 방법 | |
JP2005535045A (ja) | Vliw命令を処理するためのプロセッサおよび方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20080509 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20080509 Address after: Holland Ian Deho Finn Applicant after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Applicant before: Koninklijke Philips Electronics N.V. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: NITAI SOFTWARE CO., LTD. Free format text: FORMER OWNER: KONINKL PHILIPS ELECTRONICS NV Effective date: 20120321 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20120321 Address after: Delaware Patentee after: Nytell Software LLC Address before: Holland Ian Deho Finn Patentee before: Koninkl Philips Electronics NV |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20101208 Termination date: 20131001 |